參數(shù)資料
型號: MC68HC05JB3DW
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28
封裝: SOIC-28
文件頁數(shù): 110/148頁
文件大小: 1600K
代理商: MC68HC05JB3DW
GENERAL RELEASE SPECIFICATION
November 5, 1998
MOTOROLA
16-BIT TIMER
MC68HC05JB3
9-8
REV 1
Reading the ICRH inhibits further captures until the ICRL is also read. Reading
the ICRL after reading the timer status register (TSR) clears the ICF ag bit. does
not inhibit transfer of the free-running counter. There is no conict between read-
ing the ICRL and transfers from the free-running timer counters. The input capture
registers always contain the free-running timer counter value which corresponds
to the most recent input capture.
NOTE
To prevent interrupts from occurring between readings of the ICRH and ICRL, set
the I bit in the condition code register (CCR) before reading ICRH and clear the
I bit after reading ICRL.
9.4
OUTPUT COMPARE REGISTERS
The Output Compare function is a means of generating an interrupt when the 16-
bit timer counter reaches a selected value as shown in Figure 9-10. Software
writes the selected value into the output compare registers. On every fourth inter-
nal clock cycle (every eight oscillator clock cycle) the output compare circuitry
compares the value of the free-running timer counter to the value written in the
output compare registers. When a match occurs, the output compare interrupt
ag, OCF is set. A timer interrupt request to the CPU is generated if the output
compare interrupt enable is set, i.e. OCIE=1.
Port pin, PC0 is congured as the OCMP output pin when the OCMPO bit (bit7 at
$06) is set to “1”. The OCMP output reects the logic of the output compare inter-
rupt ag, OCF, as shown in Figure 9-10.
OCMPO — OCMP Output Enable
1 =
PC0 is OCMP pin, OCF from 16-bit timer output compare.
0 =
PC0 is standard I/O pin, from Port-C data register.
Software can use the output compare register to measure time periods, to gener-
ate timing delays, or to generate a pulse of specic duration or a pulse train of
specic frequency and duty cycle.
Writing to the OCRH before writing to the OCRL inhibits timer compares until the
OCRL is written. Reading or writing to the OCRL after reading the TSR will clear
the output compare ag bit (OCF).
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
DDRC
R
OCMPO
VROFF
DDRC3
DDRC2
DDRC1
DDRC0
$0006
W
reset:
00000000
相關(guān)PDF資料
PDF描述
MC68HC05JB3JDW 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28
MC68HC05JB3JP 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP20
MC68HC05K3CSD 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO20
MC68HC05K3P 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16
MC68HC05L25PB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05JJ6 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CDWE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers
MC68HC05JJ6CPE 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers