
MOTOROLA
vi
MC68HC11P2
TABLE OF CONTENTS
Paragraph
Number
Page
Number
Title
8.6.3
Pulse accumulator status and interrupt bits.....................................................8-19
8.6.3.1
TMSK2 — Timer interrupt mask 2 register.................................................8-19
8.6.3.2
TFLG2 — Timer interrupt ag 2 register ....................................................8-19
8.7
Pulse-width modulation (PWM) timer ....................................................................8-21
8.7.1
PWM timer block diagram ................................................................................8-21
8.7.2
PWCLK — PWM clock prescaler and 16-bit select register ............................8-23
8.7.2.1
16-bit PWM function...................................................................................8-23
8.7.2.2
Clock prescaler selection ...........................................................................8-24
8.7.3
PWPOL — PWM timer polarity & clock source select register ........................8-25
8.7.4
PWSCAL — PWM timer prescaler register .....................................................8-25
8.7.5
PWEN — PWM timer enable register ..............................................................8-26
8.7.6
PWCNT1–4 — PWM timer counter registers 1 to 4 ........................................8-27
8.7.7
PWPER1–4 — PWM timer period registers 1 to 4 ..........................................8-27
8.7.8
PWDTY1–4 — PWM timer duty cycle registers 1 to 4.....................................8-28
8.7.9
Boundary cases ...............................................................................................8-28
9
ANALOG-TO-DIGITAL CONVERTER
9.1
Overview................................................................................................................9-1
9.1.1
Multiplexer........................................................................................................9-2
9.1.2
Analog converter..............................................................................................9-3
9.1.3
Digital control ...................................................................................................9-3
9.1.4
Result registers................................................................................................9-4
9.1.5
A/D converter clocks ........................................................................................9-4
9.1.6
Conversion sequence ......................................................................................9-4
9.1.7
Conversion process .........................................................................................9-5
9.2
A/D converter power-up and clock select ..............................................................9-5
9.2.1
OPTION — System conguration options register 1 .......................................9-5
9.3
Channel assignments ............................................................................................9-7
9.3.1
Single-channel operation .................................................................................9-7
9.3.2
Multiple-channel operation...............................................................................9-7
9.4
Control, status and results registers ......................................................................9-8
9.4.1
ADCTL — A/D control and status register .......................................................9-8
9.4.2
ADR1–ADR4 — A/D converter results registers..............................................9-10
9.5
Operation in STOP and WAIT modes....................................................................9-10