Index-14
MPC561/MPC563 Reference Manual
MOTOROLA
module configuration (QADC64E),
13-8MPIOSMDDR MPIOSM data direction register,
MPIOSMDR MPIOSM data register,
17-64MPWMCNTR MPWMSM counter register,
17-59MPWMPERR MPWMSM period register,
17-58MPWMPULR MPWMSM pulse width register,
MPWMSCR MPWMSM status/control register,
pads module configuration register (PDMCR),
2-22pads module configuration register 2 (PDMCR2),
pending interrupt request register (UIPEND),
12-9periodic interrupt status and control register
periodic interrupt timer count register (PITC),
6-47periodic interrupt timer register (PITR),
6-48PLL, low power, and reset control register
port A data register (PORTQA),
13-13port B data register (PORTQB),
13-13processor version register (PVR),
3-26QADC64E control register 1 (QACR1),
13-16,
QADC64E control register 2 (QACR2),
13-18,
QADC64E module configuration (QADCMCR),
QADC64E PORTQA Port A data register,
14-15QADC64E PORTQA port A data register,
13-14READI data trace attribute 1 register (DTA1),
24-17READI data trace attribute 2 register (DTA2),
24-17READI development control register (DC),
24-11READI device ID register (DID),
24-10READI mode control register (MC),
24-12READI ownership trace register (OTR),
24-9READI read/write access register (RWA),
24-14READI upload/download information register
READI user base address register (UBA),
24-13real-time clock alarm register (RTCAL),
6-46real-time clock register (RTC),
6-46real-time clock status and control register (RTCSC),
reset status register (RSR),
7-6SGPIO control register (SGPIOCR),
6-51SGPIO data register 1 (SGPIODT1),
6-49SGPIO data register 2 (SGPIODT2),
6-50SIU interrupt edge level register (SIEL),
6-37SIU interrupt mask registers (SIMASK),
6-35SIU interrupt vector register (SIVEC),
6-37SIU module configuration register (SIUMCR),
6-27software service register (SWSR),
6-41unsupported registers,
3-48system clock and reset control register (SCCR),
system protection control register (SYPCR),
6-40time base control and status register (TBSCR),
6-44time base reference registers (TBREF0 and
time base SPR (TBSPR),
6-43TouCAN control register (CANCTRL0),
16-28TouCAN control register 0 (CANCTRL0),
16-29TouCAN control register 1 (CANCTRL1),
16-30TouCAN control register 2 (CANCTRL2),
16-32TouCAN error and status register (ESTAT),
16-35TouCAN error counters,
16-38TouCAN free running timer (TIMER),
16-32TouCAN interrupt configuration register
TouCAN interrupt flag register (IFLAG),
16-38TouCAN interrupt mask register (IMASK),
16-37TouCAN module configuration register
TouCAN prescaler divide register (PRESDIV),
TouCAN receive buffer 14 mask registers,
16-34TouCAN receive buffer 15 mask registers,
16-34TouCAN receive global mask registers,
16-33TPU channel interrupt enable register (CIER),
19-15TPU channel interrupt status register (CISR),
19-19TPU channel priority register (CPR),
19-18TPU development support control register (DSCR),
TPU function select register (CFSR),
19-16TPU host sequence register (HSQR),
19-17TPU host service request register (HSRR),
19-17TPU interrupt configuration register (TICR),
19-15TPU module configuration register (TPUMCR),
TPU module configuration register 2 (TPUMCR2),
TPU module configuration register 3 (TPUMCR3),
TPU support status register (DSSR),
19-14transfer error status register (TESR),
6-41UC3F configuration register (UC3FMCR),
21-6UC3F extended configuration register