參數(shù)資料
型號(hào)： MPC8308-KIT
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 47/83頁(yè)
文件大?。?/td> 0K
描述： KIT EVALUATION FOR MPC830X
標(biāo)準(zhǔn)包裝： 1
系列： PowerQUICC II™ PRO
類型： MPU
適用于相關(guān)產(chǎn)品： MPC8308
所含物品： 板，線纜，CD，電源
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
Freescale Semiconductor
51
JTAG
This figure provides the AC test load for TDO and the boundary-scan outputs.
Figure 40. AC Test Load for the JTAG Interface
This figure provides the JTAG clock input timing diagram.
Figure 41. JTAG Clock Input Timing Diagram
Output hold times:
Boundary-scan data
TDO
tJTKLDX
tJTKLOX
2
—
ns
5
JTAG external clock to output high impedance:
Boundary-scan data
TDO
tJTKLDZ
tJTKLOZ
2
19
9
ns
5, 6
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of tTCLK to the midpoint of the signal in question.
The output timings are measured at the pins. All output timings assume a purely resistive 50-
load (see Figure 40).
Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tJTDVKH symbolizes JTAG device
timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the tJTG clock reference (K)
going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG timing (JT) with respect to the time data input signals
(D) went invalid (X) relative to the tJTG clock reference (K) going to the high (H) state. Note that, in general, the clock reference
symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the
latter convention is used with the appropriate letter: R (rise) or F (fall).
3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4. Non-JTAG signal input timing with respect to tTCLK.
5. Non-JTAG signal output timing with respect to tTCLK.
6. Guaranteed by design and characterization.
Table 42. JTAG AC Timing Specifications (Independent of SYS_CLK_IN) 1 (continued)
At recommended operating conditions (see Table 2).
Parameter
Symbol2
Min
Max
Unit
Note
Output
Z0 = 50
NVDD/2
RL = 50
JTAG
tJTKHKL
tJTGR
External Clock
VM
tJTG
tJTGF
VM = Midpoint Voltage (NVDD/2)
相關(guān)PDF資料
PDF描述
EBA22DTMH CONN EDGECARD 44POS R/A .125 SLD
EBA22DTMD CONN EDGECARD 44POS R/A .125 SLD
EBM36DCSN CONN EDGECARD 72POS DIP .156 SLD
EBA22DTBN CONN EDGECARD 44POS R/A .125 SLD
EBM36DCSH CONN EDGECARD 72POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8308-NSG 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 MPC8308-NSG RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8308-NSG 制造商:Freescale Semiconductor 功能描述:MPC8308-NSG*NIC*
MPC8308-RDB 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 Refer. Board MPC8308 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8308-RDB-PROMO 制造商:Freescale 功能描述:Motherboards MPC8308 PowerQuicc II DDR2 10Mbps/100Mbps/1000Mbps Linux Kernel
MPC8308-SOM 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 For MPC8308 Ethernet USB 32bit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*