參數(shù)資料
型號(hào): MR80C52XXX-36P883R
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQCC44
封裝: LCC-44
文件頁(yè)數(shù): 106/132頁(yè)
文件大?。?/td> 10886K
代理商: MR80C52XXX-36P883R
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
311
2486AA–AVR–02/2013
ATmega8(L)
Instruction Set Summary
Mnemonics
Operands
Description
Operation
Flags
#Clocks
ARITHMETIC AND LOGIC INSTRUCTIONS
ADD
Rd, Rr
Add two Registers
Rd
Rd + Rr
Z, C, N, V, H
1
ADC
Rd, Rr
Add with Carry two Registers
Rd
Rd + Rr + C
Z, C, N, V, H
1
ADIW
Rdl,K
Add Immediate to Word
Rdh:Rdl
Rdh:Rdl + K
Z, C, N, V, S
2
SUB
Rd, Rr
Subtract two Registers
Rd
Rd - Rr
Z, C, N, V, H
1
SUBI
Rd, K
Subtract Constant from Register
Rd
Rd - K
Z, C, N, V, H
1
SBC
Rd, Rr
Subtract with Carry two Registers
Rd
Rd - Rr - C
Z, C, N, V, H
1
SBCI
Rd, K
Subtract with Carry Constant from Reg.
Rd
Rd - K - C
Z, C, N ,V, H
1
SBIW
Rdl,K
Subtract Immediate from Word
Rdh:Rdl
Rdh:Rdl - K
Z, C, N, V, S
2
AND
Rd, Rr
Logical AND Registers
Rd
Rd Rr
Z, N, V
1
ANDI
Rd, K
Logical AND Register and Constant
Rd
Rd K
Z, N, V
1
OR
Rd, Rr
Logical OR Registers
Rd
Rd v Rr
Z, N, V
1
ORI
Rd, K
Logical OR Register and Constant
Rd
Rd v K
Z, N, V
1
EOR
Rd, Rr
Exclusive OR Registers
Rd
Rd Rr
Z, N, V
1
COM
Rd
One’s Complement
Rd
0xFF Rd
Z, C, N, V
1
NEG
Rd
Two’s Complement
Rd
0x00 Rd
Z, C, N, V, H
1
SBR
Rd,K
Set Bit(s) in Register
Rd
Rd v K
Z, N, V
1
CBR
Rd,K
Clear Bit(s) in Register
Rd
Rd (0xFF - K)
Z, N, V
1
INC
Rd
Increment
Rd
Rd + 1
Z, N, V
1
DEC
Rd
Decrement
Rd
Rd 1
Z, N, V
1
TST
Rd
Test for Zero or Minus
Rd
Rd Rd
Z, N, V
1
CLR
Rd
Clear Register
Rd
Rd Rd
Z, N, V
1
SER
Rd
Set Register
Rd
0xFF
None
1
MUL
Rd, Rr
Multiply Unsigned
R1:R0
Rd x Rr
Z, C
2
MULS
Rd, Rr
Multiply Signed
R1:R0
Rd x Rr
Z, C
2
MULSU
Rd, Rr
Multiply Signed with Unsigned
R1:R0
Rd x Rr
Z, C
2
FMUL
Rd, Rr
Fractional Multiply Unsigned
R1:R0
(Rd x Rr)
<< 1
Z, C
2
FMULS
Rd, Rr
Fractional Multiply Signed
R1:R0
(Rd x Rr)
<< 1
Z, C
2
FMULSU
Rd, Rr
Fractional Multiply Signed with Unsigned
R1:R0
(Rd x Rr)
<< 1
Z, C
2
BRANCH INSTRUCTIONS
RJMP
k
Relative Jump
PC
PC + k + 1
None
2
IJMP
Indirect Jump to (Z)
PC
Z
None
2
RCALL
k
Relative Subroutine Call
PC
PC + k + 1
None
3
ICALL
Indirect Call to (Z)
PC
ZNone
3
RET
Subroutine Return
PC
STACK
None
4
RETI
Interrupt Return
PC
STACK
I
4
CPSE
Rd,Rr
Compare, Skip if Equal
if (Rd = Rr) PC
PC + 2 or 3
None
1 / 2 / 3
CP
Rd,Rr
Compare
Rd
Rr
Z, N, V, C, H
1
CPC
Rd,Rr
Compare with Carry
Rd
Rr C
Z, N, V, C, H
1
CPI
Rd,K
Compare Register with Immediate
Rd
K
Z, N, V, C, H
1
SBRC
Rr, b
Skip if Bit in Register Cleared
if (Rr(b)=0) PC
PC + 2 or 3
None
1 / 2 / 3
SBRS
Rr, b
Skip if Bit in Register is Set
if (Rr(b)=1) PC
PC + 2 or 3
None
1 / 2 / 3
SBIC
P, b
Skip if Bit in I/O Register Cleared
if (P(b)=0) PC
PC + 2 or 3
None
1 / 2 / 3
SBIS
P, b
Skip if Bit in I/O Register is Set
if (P(b)=1) PC
PC + 2 or 3
None
1 / 2 / 3
BRBS
s, k
Branch if Status Flag Set
if (SREG(s) = 1) then PC
PC+k + 1
None
1 / 2
BRBC
s, k
Branch if Status Flag Cleared
if (SREG(s) = 0) then PC
PC+k + 1
None
1 / 2
BREQ
k
Branch if Equal
if (Z = 1) then PC
PC + k + 1
None
1 / 2
BRNE
k
Branch if Not Equal
if (Z = 0) then PC
PC + k + 1
None
1 / 2
BRCS
k
Branch if Carry Set
if (C = 1) then PC
PC + k + 1
None
1 / 2
BRCC
k
Branch if Carry Cleared
if (C = 0) then PC
PC + k + 1
None
1 / 2
BRSH
k
Branch if Same or Higher
if (C = 0) then PC
PC + k + 1
None
1 / 2
BRLO
k
Branch if Lower
if (C = 1) then PC
PC + k + 1
None
1 / 2
BRMI
k
Branch if Minus
if (N = 1) then PC
PC + k + 1
None
1 / 2
BRPL
k
Branch if Plus
if (N = 0) then PC
PC + k + 1
None
1 / 2
BRGE
k
Branch if Greater or Equal, Signed
if (N
V= 0) then PC PC + k + 1
None
1 / 2
BRLT
k
Branch if Less Than Zero, Signed
if (N
V= 1) then PC PC + k + 1
None
1 / 2
BRHS
k
Branch if Half Carry Flag Set
if (H = 1) then PC
PC + k + 1
None
1 / 2
BRHC
k
Branch if Half Carry Flag Cleared
if (H = 0) then PC
PC + k + 1
None
1 / 2
BRTS
k
Branch if T Flag Set
if (T = 1) then PC
PC + k + 1
None
1 / 2
BRTC
k
Branch if T Flag Cleared
if (T = 0) then PC
PC + k + 1
None
1 / 2
BRVS
k
Branch if Overflow Flag is Set
if (V = 1) then PC
PC + k + 1
None
1 / 2
BRVC
k
Branch if Overflow Flag is Cleared
if (V = 0) then PC
PC + k + 1
None
1 / 2
相關(guān)PDF資料
PDF描述
MQ80C52XXX-36SHXXX 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44
MC80C32E-16SHXXX:D 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40
MR80C52XXX-36SCD 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQCC44
MD80C32-16SHXXX 8-BIT, 16 MHz, MICROCONTROLLER, CDIP40
MR80C32E-20/883:RD 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MR80C86 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MR80C86/B 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC
MR80C86-2 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MR80C86-2/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
MR80C86-2/B 制造商:Intersil Corporation 功能描述:MPU 80C86 16BIT CMOS 8MHZ 44PLCC - Rail/Tube