參數(shù)資料
型號(hào)： MSC8126VT8000
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 0-BIT, 500 MHz, OTHER DSP, PBGA431
封裝： 20 X 20 MM, LEAD FREE, PLASTIC, FCBGA-431
文件頁(yè)數(shù)： 16/48頁(yè)
文件大?。?/td> 1138K
代理商： MSC8126VT8000
Electrical Characteristics
MSC8126 Quad Digital Signal Processor Data Sheet, Rev. 15
Freescale Semiconductor
23
The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller configuration.
The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only on the REFCLK rising edge.
Table 14. AC Timing for SIU Inputs
No.
Characteristic
Value for Bus Speed in MHz
Units
Ref = CLKIN
Ref =
CLKOUT
133
166
133
10
Hold time for all signals after the 50% level of the REFCLK rising edge
0.5
ns
11a
ARTRY/ABB set-up time before the 50% level of the REFCLK rising
edge
3.0
ns
11b
DBG/DBB/BG/BR/TC set-up time before the 50% level of the
REFCLK rising edge
3.3
ns
11c
AACK set-up time before the 50% level of the REFCLK rising edge
2.9
ns
11d
TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK
rising edge
Data-pipeline mode
Non-pipeline mode
3.4
4.0
3.4
4.0
3.4
4.0
ns
12
Data bus set-up time before REFCLK rising edge in Normal mode
Data-pipeline mode
Non-pipeline mode
1.8
4.0
1.7
4.0
1.8
4.0
ns
131
Data bus set-up time before the 50% level of the REFCLK rising edge
in ECC and PARITY modes
Data-pipeline mode
Non-pipeline mode
2.0
7.3
2.0
7.3
2.0
7.3
ns
141
DP set-up time before the 50% level of the REFCLK rising edge
Data-pipeline mode
Non-pipeline mode
2.0
6.1
2.0
6.1
2.0
6.1
ns
15a
TS and Address bus set-up time before the 50% level of the REFCLK
rising edge
Extra cycle mode (SIUBCR[EXDD] = 0)
No extra cycle mode (SIUBCR[EXDD] = 1)
3.6
5.0
3.6
5.0
3.8
5.0
ns
15b
Address attributes: TT/TBST/TSZ/GBL set-up time before the 50%
level of the REFCLK rising edge
Extra cycle mode (SIUBCR[EXDD] = 0)
No extra cycle mode (SIUBCR[EXDD] = 1)
3.5
4.4
3.5
4.4
3.5
4.4
ns
16
PUPMWAIT signal set-up time before the 50% level of the REFCLK
rising edge
3.7
ns
17
IRQx setup time before the 50% level; of the REFCLK rising edge3
4.0
ns
18
IRQx minimum pulse width3
6.0 + TREFCLK
ns
Notes:
1.
Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
2.
Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.
3.
Guaranteed by design
Table 15. AC Timing for SIU Outputs
No.
Characteristic
Value for Bus Speed in MHz
Units
Ref = CLKIN
Ref = CLKOUT
133
166
133
302
Minimum delay from the 50% level of the REFCLK for all signals
0.8
1.0
ns
相關(guān)PDF資料
PDF描述
MSC8126TMP6400 0-BIT, 400 MHz, OTHER DSP, PBGA431
MSM5055 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC94
MSM6051L 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC102
MSM5054L 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC74
MSM60851TB UNIVERSAL SERIAL BUS CONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC81325M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS
MSC81350M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS
MSC81400M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS
MSC81402 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIERS APPLICATIONS
MSC81406 制造商:STMicroelectronics 功能描述:6W 1400MHZ 28V - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*