- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224505 > MT18JSF25672AY-1G1D1 256M X 72 DDR DRAM MODULE, DMA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT18JSF25672AY-1G1D1 |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 DDR DRAM MODULE, DMA240 |
| 封裝： | UDIMM-240 |
| 文件頁(yè)數(shù)： | 4/19頁(yè) |
| 文件大小： | 644K |
| 代理商： | MT18JSF25672AY-1G1D1 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
PDF: 09005aef83606b46/Source: 09005aef83606afe
Micron Technology, Inc., reserves the right to change products or specifications without notice.
JSF18C256x72AZ.fm - Rev. A 9/08 EN
12
2008 Micron Technology, Inc. All rights reserved
2GB (x72, ECC, DR) 240-Pin DDR3 SDRAM UDIMM
Electrical Specifications
The interrupt mode enables software to reset EVENT# after a critical temperature
threshold has been detected. Threshold points are set in the configuration register by the
user. This mode triggers the critical temperature limit and both the MIN and MAX of the
temperature window.
The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by
the user and only returns to the logic HIGH state when the temperature falls below the
programmed thresholds.
Critical temperature mode triggers EVENT# only when the temperature has exceeded
the programmed critical trip point. When the critical trip point has been reached, the
temperature sensor goes into comparator mode and the critical EVENT# cannot be
cleared through software.
SM Bus Slave Subaddress Decoding
The temperature sensor’s physical address differs from the SPD EEPROM’s physical
address: 0011 for A0, A1, A2, and RW# in binary where A2, A1, and A0 are the three slave
subaddress pins and the RW# bit is the READ/WRITE flag.
If the slave base address is fixed for the temperature sensor/SPD EEPROM, then the pins
set the subaddress bits of the slave address, enabling the devices to be located anywhere
within the eight slave address locations. For example, they could be set from 30h to 3Eh.
Figure 3:
EVENT# Pin Functionality
Time
Temperature
Critical
Alarm window (MAX)
Alarm window (MIN)
EVENT#
interrupt mode
EVENT#
comparator mode
EVENT#
critical temperature only mode
Clears event
Hysteresis affects
these trip points
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT18VDDT12872PHIG-265XX | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| MT28C128564W18EBW-F605P706TBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128564W18EFW-F606P856KTBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128564W18EFW-F606P856TBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
| MT28C128564W18EFW-F705P706KBBWT | SPECIALTY MEMORY CIRCUIT, PBGA77 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT18JSF25672AY-1G1D1 TR | 制造商:Micron Technology Inc 功能描述:2GB 256MX72 DDR3 SDRAM MODULE PBF DIMM 1.5V NON BUF - Tape and Reel |
| MT18JSF25672AY-1G4D1 | 功能描述:MODULE DDR3 SDRAM 2GB 240-DIMM RoHS:是 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT18JSF25672AZ-1G4G1 | 功能描述:MODULE DDR3 SDRAM 2GB 240UDIMM RoHS:是 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT18JSF25672AZ-1G6G1 | 功能描述:MODULE DDR3 SDRAM 2GB 240UDIMM RoHS:是 類別:存儲(chǔ)卡，模塊 >> 存儲(chǔ)器 - 模塊 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 存儲(chǔ)器類型:SDRAM 存儲(chǔ)容量:1GB 速度:133MHz 特點(diǎn):- 封裝/外殼:168-DIMM |
| MT18JSF25672PDY-1G1D1 TR | 制造商:Micron Technology Inc 功能描述:2GB 256MX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。