- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224505 > MT36JSZF51272PDY-1G6XX 512M X 72 DDR DRAM MODULE, DMA240 PDF資料下載
參數(shù)資料
| 型號： | MT36JSZF51272PDY-1G6XX |
| 元件分類： | DRAM |
| 英文描述： | 512M X 72 DDR DRAM MODULE, DMA240 |
| 封裝： | LEAD FREE, MO-269, RDIMM-240 |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 441K |
| 代理商： | MT36JSZF51272PDY-1G6XX |
Pin Descriptions
The pin description table below is a comprehensive list of all possible pins for all DDR3
modules. All pins listed may not be supported on this module. See Pin Assignments for
information specific to this module.
Table 5: Pin Descriptions
Symbol
Type
Description
Ax
Input
Address inputs: Provide the row address for ACTIVE commands, and the column ad-
dress and auto precharge bit (A10) for READ/WRITE commands, to select one location
out of the memory array in the respective bank. A10 sampled during a PRECHARGE
command determines whether the PRECHARGE applies to one bank (A10 LOW, bank
selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code
during a LOAD MODE command. See the Pin Assignments Table for density-specific
addressing information.
BAx
Input
Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or
PRECHARGE command is being applied. BA define which mode register (MR0, MR1,
MR2, or MR3) is loaded during the LOAD MODE command.
CKx,
CKx#
Input
Clock: Differential clock inputs. All control, command, and address input signals are
sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx
Input
Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circui-
try and clocks on the DRAM.
DMx
Input
Data mask (x8 devices only): DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH, along with that input data, during a write ac-
cess. Although DM pins are input-only, DM loading is designed to match that of the
DQ and DQS pins.
ODTx
Input
On-die termination: Enables (registered HIGH) and disables (registered LOW) termi-
nation resistance internal to the DDR3 SDRAM. When enabled in normal operation,
ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input
will be ignored if disabled via the LOAD MODE command.
Par_In
Input
Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#
Input
Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being
entered.
RESET#
Input
(LVCMOS)
Reset: RESET# is an active LOW asychronous input that is connected to each DRAM
and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitial-
ized as though a normal power-up was executed.
Sx#
Input
Chip select: Enables (registered LOW) and disables (registered HIGH) the command
decoder.
SAx
Input
Serial address inputs: Used to configure the temperature sensor/SPD EEPROM ad-
dress range on the I2C bus.
SCL
Input
Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communi-
cation to and from the temperature sensor/SPD EEPROM on the I2C bus.
CBx
I/O
Check bits: Used for system error detection and correction.
DQx
I/O
Data input/output: Bidirectional data bus.
DQSx,
DQSx#
I/O
Data strobe: Differential data strobes. Output with read data; edge-aligned with
read data; input with write data; center-aligned with write data.
4GB (x72, ECC, QR) 240-Pin DDR3 SDRAM RDIMM
Pin Descriptions
PDF: 09005aef8343b5fe
jszf36c512x72pdy.pdf - Rev. D 3/11 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2008 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT3S04AU | UHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR |
| MT41J512M4JE-187EIT:A | 64M X 4 DDR DRAM, PBGA82 |
| MT42C8255RG-7TR | 256K X 8 VIDEO DRAM, 70 ns, PDSO40 |
| MT46V32M16TG-75ELIT | 32M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| MT46V32M16BN-5BLIT | 32M X 16 DDR DRAM, 0.7 ns, PBGA60 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT36JSZF51272PDZ-1G1G1 | 功能描述:MODULE DDR3 SDRAM 4GB 240RDIMM RoHS:是 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
| MT36JSZF51272PY-1G1D1 TR | 制造商:Micron Technology Inc 功能描述:4GB 512MX72 DDR3 SDRAM MODULE PBF DIMM 1.5V REGISTERED - Tape and Reel |
| MT36JSZF51272PY-1G4D1 | 制造商:Micron Technology Inc 功能描述:DRAM Module DDR3 SDRAM 4GByte 240RDIMM Tray |
| MT36JSZF51272PZ-1G4G1 | 功能描述:MODULE DDR3 SDRAM 4GB 240RDIMM RoHS:是 類別:存儲卡，模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM |
| MT36JSZF51272PZN/A1G1F1 | 制造商:Micron Technology Inc 功能描述:4GB REGISTERED ECC DDR3 1066MHZ - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。