參數(shù)資料
型號(hào): MT46V64M4
廠商: Micron Technology, Inc.
英文描述: 16 Meg x 4 x 4 banks DDR SDRAM(16M x 4 x 4組,雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)
中文描述: 16梅格× 4 × 4銀行DDR SDRAM內(nèi)存(1,600 × 4 × 4組,雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)的
文件頁(yè)數(shù): 24/69頁(yè)
文件大?。?/td> 2410K
代理商: MT46V64M4
24
256Mb: x4, x8, x16 DDR SDRAM
256Mx4x8x16DDR_B.p65
Rev. B; Pub. 7/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
256Mb: x4, x8, x16
DDR SDRAM
ADVANCE
Figure 12
READ to WRITE
CK
CK#
COMMAND
READ
BST
7
NOP
NOP
NOP
ADDRESS
Bank,
Col
n
WRITE
Bank,
Col
b
T0
T1
T2
T3
T2n
T4
T5
T4n
T5n
NOTE
: 1. DO
n
= data-out from column
n
.
2. DI
b
= data-in from column
b
.
3. Burst length = 4 in the cases shown (applies for bursts of 8 as well; if the burst length is 2,
the BST command shown can be NOP).
4. One subsequent element of data-out appears in the programmed order following DO
n.
5. Data-in elements are applied following DI
b
in the programmed order
.
6. Shown with nominal
t
AC,
t
DQSCK, and
t
DQSQ.
7. BST = BURST TERMINATE command, page remains open.
CL = 2
DQ
DQS
DM
t
(MIN)
DQSS
DI
b
CK
CK#
COMMAND
READ
BST
7
NOP
WRITE
NOP
ADDRESS
Bank
a
,
Col
n
NOP
T0
T1
T2
T3
T2n
T4
T5
T5n
CL = 2.5
DQ
DQS
DO
n
DM
t
(MIN)
DQSS
DI
b
DON
T CARE
TRANSITIONING DATA
DO
n
相關(guān)PDF資料
PDF描述
MT46V64M8 16 Meg x 8 x 4 banks DDR SDRAM(16M x 8 x 4組,雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)
MT48LC16M8A1TG SYNCHRONOUS DRAM
MT48LC32M4A1 ECONOLINE: RSZ/P - 1kVDC
MT48LC32M4A2 SYNCHRONOUS DRAM
MT48LC32M4A1TG SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V64M4_1 制造商:MICRON 制造商全稱:Micron Technology 功能描述:Double Data Rate (DDR) SDRAM