- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385639 > MT48LC2M32LFFC (Micron Technology, Inc.) 512K x 32 x 4 banks 3.3v SDRAM(3.3V,512K x 32 x 4組同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MT48LC2M32LFFC |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 512K x 32 x 4 banks 3.3v SDRAM(3.3V,512K x 32 x 4組同步動態(tài)RAM) |
| 中文描述： | 為512k × 32 × 4銀行3.3V的內存電壓（3.3V，512K采樣× 32 × 4組同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 8/50頁 |
| 文件大?。?/td> | 1054K |
| 代理商： | MT48LC2M32LFFC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
8
64Mb: x32, 3.3V SDRAM
BatRam_3V.p65 – Rev. 0.7, Pub. 2/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32, 3.3V
SDRAM
PRELIMINARY
Figure 2
CAS Latency
CLK
DQ
T2
T1
T3
T0
CAS Latency = 3
LZ
t
D
OUT
tOH
COMMAND
NOP
READ
tAC
NOP
T4
NOP
DON’T CARE
UNDEFINED
CLK
DQ
T2
T1
T0
CAS Latency = 1
LZ
t
D
OUT
tOH
COMMAND
NOP
READ
tAC
CLK
DQ
T2
T1
T3
T0
CAS Latency = 2
LZ
t
D
OUT
tOH
COMMAND
NOP
READ
tAC
NOP
CAS Latency
The CAS latency is the delay, in clock cycles, be-
tween the registration of a READ command and the
availability of the first piece of output data. The la-
tency can be set to one, two or three clocks.
If a READ command is registered at clock edge
n
,
and the latency is
m
clocks, the data will be available by
clock edge
n + m
. The DQs will start driving as a result of
the clock edge one cycle earlier (
n + m
- 1), and provided
that the relevant access times are met, the data will be
valid by clock edge
n + m
. For example, assuming that
the clock cycle time is such that all relevant access times
are met, if a READ command is registered at T0 and the
latency is programmed to two clocks, the DQs will start
driving after T1 and the data will be valid by T2, as
shown in Figure 2. Table 2 below indicates the operat-
ing frequencies at which each CAS latency setting can
be used.
Reserved states should not be used as unknown
operation or incompatibility with future versions may
result.
Operating Mode
The normal operating mode is selected by setting
M7 to zero; the other combinations of values for M7 are
reserved for future use and/or test modes. The pro-
grammed burst length applies to both READ and
WRITE bursts.
Test modes and reserved states should not be used
because unknown operation or incompatibility with
future versions may result.
Self Refresh Rate Select
Every cell in the DRAM requires refreshing due to
the capacitor losing its charge over time. The refresh
rate is dependent on temperature. At higher tempera-
tures the capacitors lose charge quicker, requiring the
cells to be refreshed more often. Historically, during
Self Refresh, the refresh rate is set to accomodate the
worst case, or highest temperature range expected.
Thus, during ambiant temperatures, the power con-
sumed during refresh is unnecessarily high, because
the refresh rate was set to accommodate the higher
temperatures. Setting M12 and M11, allow the DRAM
to accomodate more specific temperature regions dur-
ing SELF REFRESH. There are three temperature set-
tings, which will vary the SELF REFRESH current ac-
cording to the selected temperature. This selectable
refresh rate will save power when the DRAM is operat-
ing at normal temperatures.
ALLOWABLE OPERATING
FREQUENCY (MHz)
CA S
LATENCY = 1 LATENCY = 2
￡
50
￡
40
CA S
CA S
SPEED
- 8
- 10
LATENCY = 3
￡
125
￡
100
￡
100
￡
76
Table 2
CAS Latency
相關PDF資料 |
PDF描述 |
|---|---|
| MT48LC4M16A2 | SYNCHRONOUS DRAM |
| MT48LC16M4A2 | RSD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 3.3V; Power: 1W; 1kVDC and 3kVDC Isolation Options; Approved for Medical Applications; Suitable for Automated Assembly; 8, 10 and 12 pin Pinning Style Options; Optional Continuous Short Circuit Protected; Efficiency to 85% |
| MT48LC8M16A2 | SYNCHRONOUS DRAM |
| MT48V2M32LFFC | 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4組同步動態(tài)RAM) |
| MT48V4M32LFFC | SYNCHRONOUS DRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT48LC2M3B2B51 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SDR SDRAM MT48LC2M32B2 a?? 512K x 32 x 4 Banks |
| MT48LC2M8A1 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC2M8A1TGS | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC2M8A2 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC32M16A2 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:512Mb x4, x8, x16 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。