- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224506 > MT58L32L36PT-7.5 32K X 36 CACHE SRAM, 4.2 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MT58L32L36PT-7.5 |
| 元件分類： | SRAM |
| 英文描述： | 32K X 36 CACHE SRAM, 4.2 ns, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大?。?/td> | 354K |
| 代理商： | MT58L32L36PT-7.5 |
11
1Mb: 64K x 18, 32K x 32/36 3.3V I/O, Pipelined, SCD SyncBurst SRAM
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT58L64L18P_B.p65 – Rev. B, Pub. 11/02
2002, Micron Technology, Inc.
1Mb: 64K x 18, 32K x 32/36
3.3V I/O, PIPELINED, SCD SYNCBURST SRAM
NOT RECOMENDED FOR NEW DESIGNS
NOTE: 1. Test conditions as specified with the output loading shown in Figure 1 unless otherwise noted.
2. Measured as HIGH above VIH and LOW below VIL.
3. This parameter is measured with the output loading shown in Figure 2.
4. This parameter is sampled.
5. Transition is measured ±500mV from steady state voltage.
6. Refer to Technical Note TN-58-09, “Synchronous SRAM Bus Contention Design Considerations,” for a more thorough
discussion on these parameters.
7. OE# is a “Don’t Care” when a byte write enable is sampled LOW.
8. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times.
A READ cycle is defined by all byte write enables HIGH and ADSC# or ADV# LOW or ADSP# LOW for the required setup
and hold times.
9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK
when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold
times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at
each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 1) (0C
≤ T
A ≤ +70C; VDD, VDDQ = +3.3V +0.3V/-0.165V)
-6
-7.5
-10
DESCRIPTION
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
UNITS
NOTES
Clock
Clock cycle time
tKC
6.0
7.5
10
ns
Clock frequency
fKF
166
133
100
MHz
Clock HIGH time
tKH
1.7
1.9
3.2
ns
2
Clock LOW time
tKL
1.7
1.9
3.2
ns
2
Output Times
Clock to output valid
tKQ
3.5
4.2
5.0
ns
Clock to output invalid
tKQX
1.5
ns
3
Clock to output in Low-Z
tKQLZ
1.5
ns
3, 4, 5, 6
Clock to output in High-Z
tKQHZ
3.5
4.2
5.0
ns
3, 4, 5, 6
OE# to output valid
tOEQ
3.5
4.2
5.0
ns
7
OE# to output in Low-Z
tOELZ
0
ns
3, 4, 5, 6
OE# to output in High-Z
tOEHZ
3.5
4.2
4.5
ns
3, 4, 5, 6
Setup Times
Address
tAS
1.7
2.0
2.2
ns
8, 9
Address status (ADSC#, ADSP#)
tADSS
1.7
2.0
2.2
ns
8, 9
Address advance (ADV#)
tAAS
1.7
2.0
2.2
ns
8, 9
Write signals
tWS
1.7
2.0
2.2
ns
8, 9
(BWa#-BWd#, BWE#, GW#)
Data-in
tDS
1.7
2.0
2.2
ns
8, 9
Chip enables (CE#, CE2#, CE2)
tCES
1.7
2.0
2.2
ns
8, 9
Hold Times
Address
tAH
0.5
ns
8, 9
Address status (ADSC#, ADSP#)
tADSH
0.5
ns
8, 9
Address advance (ADV#)
tAAH
0.5
ns
8, 9
Write signals
tWH
0.5
ns
8, 9
(BWa#-BWd#, BWE#, GW#)
Data-in
tDH
0.5
ns
8, 9
Chip enables (CE#, CE2#, CE2)
tCEH
0.5
ns
8, 9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT58L512L18DS-7.5IT | 512K X 18 CACHE SRAM, 4 ns, PQFP100 |
| MT58L512L18DT-10IT | 512K X 18 CACHE SRAM, 5 ns, PQFP100 |
| MT58L512L18PB-6IT | 512K X 18 STANDARD SRAM, 3.5 ns, PBGA119 |
| MT58L512L18PS-7.5IT | 512K X 18 CACHE SRAM, 4 ns, PQFP100 |
| MT78740 | RELAY SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT58L512L18D | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 3.3V I/O, PIPELINED, DCD SYNCBURST SRAM |
| MT58L512L18DT-7.5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18F | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:8Mb: 512K x 18, 256K x 32/36 FLOW-THROUGH SYNCBURST SRAM |
| MT58L512L18FF-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
| MT58L512L18FF-10IT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。