參數(shù)資料
型號(hào)： MT9074
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器（T1/E1/J1收發(fā)單片收發(fā)器）
文件頁(yè)數(shù)： 35/120頁(yè)
文件大?。?/td> 362K
代理商： MT9074
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Advance Information
MT9074
35
Associated with each counter is a maskable event
occurrence interrupt and a maskable counter
overflow interrupt. Overflow interrupts are useful
when cumulative error counts are being recorded.
For example, every time the framing bit error counter
overflow interrupt (FERO) occurs, 256 frame errors
have been received since the last FERO (page 04H,
address 1DH)interrupt. All counters are cleared and
held low by programming the counter clear bit -
CNTCLR - high (bit 4 of the Reset Control Word,
page 1H, address 1AH). An alternative approach to
event reporting is to mask error events and to enable
the 1 second sample bit (SAMPLE - bit 3 of the
Reset Control Word). When this bit is set the
counters for change of frame alignment, loss of
frame alignment, bpv errors, crc errors, errored
framing bits, and multiframes out of sync are
updated on one second intervals coincident with the
maskable one second interrupt timer.
In E1 mode, MT9074 has six error counters, which
can be used for maintenance testing, an ongoing
measure of the quality of a PCM 30 link and to assist
the designer in meeting specifications such as ITU-T
I.431 and G.821. All counters can be preset or
cleared by writing to the appropriate locations.
Associated with each counter is a maskable event
occurrence interrupt and a maskable counter
overflow interrupt. Overflow interrupts are useful
when cumulative error counts are being recorded.
For example, every time the frame error counter
overflow (FERO) interrupt occurs, 256 frame errors
have been received since the last FERO interrupt. All
counters are cleared and held low by programming
the counter clear bit (master control page 01H,
address 1A, bit 4) high. Counter overflows set bits in
the counter overflow latch (page 04H, address 1FH);
this latch is cleared when read.
The overflow reporting latch (page 04H, address
1FH) contains a register whose bits are set when
individual counters overflow. These bits stay high
until the register is read.
T1 Counters
Framing Bit Error Counter (FC7-0)
This eight bit counter counts errors in the framing
pattern. In ESF mode any error in the 001011
framing pattern increments the counter. In SLC-96
mode any error in the Ft bit position is counted. In D4
mode Ft errors are always counted, Fs bits (except
for the Sbit in frame 12) may optionally be counted (if
control bit FSI is set high - page 1H, address 10H, bit
2). The counter is located on page 4H, address 13H.
There are two maskable interrupts associated with
the Framing bit error measurement. A single error
may generate an interrupt (enable by setting FERI
high - bit 7 of the Interrupt Mask Word One, page 1H,
address 1CH). A counter overflow interrupt may be
enabled by setting control bit FEOM high - bit 2 of
Interrupt Mask Word Two (page 1H, address 1DH).
Out Of Frame / Change Of Frame Alignment
Counter (OOF3-0/COFA3-0)
This register space is shared by two nibbles. One is
the count of out of frame events. The other
independent counter is incremented when, after a
resynchronization, the frame alignment has moved.
This count is reported in page 4, address 13H.
There are two interrupts associated with the Change
of Frame Alignment counter. A single error may
generate an interrupt (enable by setting COFAI high -
bit 4 of the Interrupt Mask Word One, page 1H,
address 1CH). A counter overflow interrupt may be
enabled by setting control bit COFAO high - bit 4 of
Interrupt Mask Word Two (page 1H, address 1DH).
There is one interrupt associated with the Out of
Frame counter. A counter overflow interrupt may be
enabled by setting control bit OOFO high - bit 5 of
Interrupt Mask Word Two (page 1H, address 1DH).
Multiframes out of Sync Counter (MFOOF7-
MFOOF0)
This eight bit counter MFOOF7 - MFOOF0 is located
on page 4 address 15H, and is incremented once per
multiframe (1.5 ms for D4 and 3 ms for ESF) during
the time that the framer is out of terminal frame
synchronization.
There is a maskable interrupt associated with the
measurement. A counter overflow interrupt may be
enabled by setting control bit MFOOFO high - bit 1 of
Interrupt Mask Word Two (page 1H, address 1DH).
CRC-6 Error Counter (CC15-0)
CRC-6 errors are recorded by this counter for ESF
links. This 16 bit counter is located on page 4H,
addresses 18H and 19H.
There are two maskable interrupts associated with
the CRC error measurement. A single error may
generate an interrupt (enable by setting CRCI high -
bit 6 of the Interrupt Mask Word One, page 1H,
address 1CH). A counter overflow interrupt may be
enabled by setting control bit CRCO high - bit 6 of
Interrupt Mask Word Two (page 1H, address 1DH).
相關(guān)PDF資料
PDF描述
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
MT9075A E1 Single Chip Transceiver
MT9075AL E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*