參數(shù)資料
型號: MT92220
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: 1023 Channel Voice Over IP/AAL2 Processor
中文描述: ATM NETWORK INTERFACE, PBGA608
封裝: 31 X 31 MM, 2.50 MM HEIGHT, MS-034, EPBGA-608
文件頁數(shù): 120/210頁
文件大?。?/td> 1536K
代理商: MT92220
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
Data Sheet
MT92220
120
Zarlink Semiconductor Inc.
Field
Description
Seq Num Interval in
Frames
Interval in frames between two consecutive AAL2 sequence number increments. This
field is usually set to 40 (which means 5 ms per sequence number). The range is 1 to
255.
PSI
Prevent Total Slip Offset Delta from incrementing. When ‘1’, overrun slips will prevent the
Total Slip Offset Delta from being changed. In this mode, overruns can only generate an
RX Disassembly Event Structure. For proper data integrity behavior, the software should
correct the Total Slip Offset Delta manually when overruns occur and this bit is set.
XPE
Write 0 for normal operation.
PSD
Prevent Total Slip Offset Delta from decrementing. When ‘1’, underrun slips will prevent
the Total Slip Offset Delta from being changed. In this mode, underruns can only
generate an RX Disassembly Event Structure. For proper data integrity behavior, the
software should correct the Total Slip Offset Delta manually when underruns occur and
this bit is set.
# Seq Bits
Number of AAL2 Sequence Bits. This field determines how many bits of the UUI field can
be used to estimate packet transmission time. This field is usually set to 3 or 4 bits. The
range is 0 to 4.
RSA
Reset Total Slip Offset Delta Always. When this bit is set, all received packets will be
written to the TDM bus at a time stamp delta exactly equal to the Desired Remote/Local
Time Stamp Delta. Setting this bit gives controlling software full control of the de-jittering
functionality.
Bus Time Stamp at
which last Packet
was received
This field contains the local 32-bit bus time stamp that was present in the last received
packet when processed by the PDV monitoring block.
RSO
Reset Total Slip Offset Delta when the next packet is received. When this bit is set by
software, the next packet processed by the PDV monitoring block will cause the Total
Slip Offset Delta to be reset to zero. The hardware will clear this bit immediately after the
Desired Remote/Local Time Stamp delta has been applied.
RSL
Reset Total Slip Offset Delta when the next packet is received after a significant silence
period. When this bit is set by software, the next packet processed by the PDV
monitoring block following a long period on inactivity (as defined by the Min Slip field) will
cause the Total Slip Offset Delta to be reset to zero. The hardware will clear this bit
immediately after the Desired Remote/Local Time Stamp Delta has been applied.
RSM
Reset Total Slip Offset Delta when the next packet is received with the RTP marker bit
set. When this bit is set by software, the next packet whose RTP marker bit is set to be
processed by the PDV monitoring block will cause the Total Slip Offset Delta to be reset
to zero. The hardware will clear this bit immediately after the Desired Remote/Local Time
Stamp delta has been applied.
Table 49 - Fields and Description
相關(guān)PDF資料
PDF描述
MT9300B Multi-Channel Voice Echo Canceller
MT9300BL Multi-Channel Voice Echo Canceller
MT9300BV Multi-Channel Voice Echo Canceller
MT9315 CMOS Acoustic Echo Canceller
MT933 3.3V 10/100 Fast Ethernet Transceiver to MII
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT92220BG 制造商:Microsemi Corporation 功能描述:
MT9234MU 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應(yīng)商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應(yīng)商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC-CP 功能描述:MODEM V.92 DATA/FAX USB WORLD 25 RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應(yīng)商設(shè)備封裝:- 包裝:散裝
MT9234MU-CDC-XR 功能描述:MODEM V.92 DATA/FAX USB WORLD RoHS:是 類別:計算機,辦公室 - 元件,配件 >> 調(diào)制解調(diào)器 系列:MultiMobile™ USB 標準包裝:1 系列:MultiModem® ZBA 數(shù)據(jù)格式:V.34,V.92 波特率:- 電源電壓:- 安裝類型:臺式 封裝/外殼:5.7" L x 4.3" W x 1.0" H(145mm x 109mm x 25mm) 供應(yīng)商設(shè)備封裝:- 包裝:散裝