- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369957 > PD6710 (Intel Corp.) ISA-to-PC-Card (PCMCIA) Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | PD6710 |
| 廠商： | Intel Corp. |
| 英文描述： | ISA-to-PC-Card (PCMCIA) Controllers |
| 中文描述： | ISA -到- PC卡（PCMCIA）的控制器 |
| 文件頁(yè)數(shù)： | 28/138頁(yè) |
| 文件大?。?/td> | 723K |
| 代理商： | PD6710 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)
PD6710/
’
22
—
ISA-to-PC-Card (PCMCIA) Controllers
28
Datasheet
Having five memory windows per socket allows a memory-type card to be accessed through four
memory windows programmed for common memory access (allowing PC-type expanded-
memory-style management), leaving the fifth memory window available to be programmed to
access the card
’
s attribute memory without disrupting the common memory in use.
Each of the five memory windows has several programming options, including:
Each of the two I/O windows has several programming options, including:
Caution:
devices in the system. This would cause collisions in the IOCS16*, MEMCS16*, IOCHRDY, and
SD[15:0] signals, resulting in erratic behavior.
Memory
Window Option
Description
Enabled
Each of the five memory windows can be individually enabled. Disabled windows are not responded to.
Start Address
The starting address of the window is programmable on 4-Kbyte boundaries starting at 64 Kbytes
(1000h) with a maximum address of 16 Mbyte.
End Address
The ending address of the window is programmable on 4-Kbyte boundaries starting at 64 Kbytes
(1000h) with a maximum address of 16 Mbyte. Only memory accesses between the starting and ending
address are responded to.
Offset Address
The offset address is added to the ISA address to determine the address for accessing the PC Card.
This allows the addresses in the PC Card address space to be different from the ISA address space.
Data Size
The size of accesses can be set manually to either 8 or 16 bits.
Timing
The timing of accesses (Setup/Command/Recovery) can be set by either of two timing register sets:
Timer Set 0 or Timer Set 1.
Register Access
Setting
The -REG pin can be enabled on a per-window basis so that any of the windows can be used for
accessing attribute memory.
Write Protect
If the window is programmed to be write-protected, then writes to the memory window are ignored (reads
are still performed normally).
I/O
Window Option
Description
Enabled
Each of the two I/O windows can be individually enabled.
Start Address
The starting address of the window is programmable on single-byte boundaries from 0 to 64 Kbytes.
End Address
The ending address of the window is also programmable on single-byte boundaries from 0 to 64 Kbytes.
Offset Address
The offset address is added to the ISA address to determine the address for accessing the PC Card.
Auto Size
The size of accesses can be set automatically, based on the PC Card -IOIS16 signal.
Data Size
The size of accesses can be set manually to either 8 or 16 bits, overriding the Auto Size option.
Timing
The timing of accesses (Setup/Command/Recovery) can be set by either of two timing register sets:
Timer Set 0 or Timer Set 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PD7-20-70A | Analog IC |
| PD7-80-70A | Analog IC |
| PD7-40-70A | Analog IC |
| PD700A7 | Optoelectronic |
| PDA2446-B-AP | Analog Pigtailed PIN Photodiodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD67108AM | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM |
| PD67108MAC-0212 | 制造商:Microsemi Corporation 功能描述:POE PSE MODULES - Bulk |
| PD67108MAC-GGGG | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM |
| PD67108MDC-0212 | 制造商:Microsemi Corporation 功能描述:POE PSE MODULES - Bulk |
| PD67108MDC-GGGG | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:24-Channel PoE AF and AT DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。