- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium processor with MMX (Intel Corp.) 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium processor with MMX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
| 中文描述： | 32位MMX技術(shù)（32位帶MMX公司的技術(shù)處理器處理器） |
| 文件頁數(shù)： | 5/51頁 |
| 文件大?。?/td> | 479K |
| 代理商： | PENTIUM PROCESSOR WITH MMX |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
E
For a more detailed description of the Pentium
processor family products, please refer to the
Pentium
Processor Family Developer’s Manual
(Order Number 241428).
PENTIUM PROCESSOR WITH MMX TECHNOLOGY
5
5/23/97 10:47 AM 24318502.DOC
1.1.
Pentium Processor Family
Architecture
The application instruction set of the Pentium
processor family includes the complete Intel486
processor family instruction set with extensions to
accommodate some of the additional functionality of
the Pentium processors. All application software
written for the Intel386 and Intel486 family
microprocessors will run on the Pentium processors
without
modification.
management unit (MMU) is completely compatible
with the Intel386 family and Intel486 family of
processors.
The
on-chip
memory
The
enhancements to increase performance. The two
instruction pipelines and floating-point unit on
Pentium processors are capable of independent
operation. Each pipeline issues frequently used
instructions in a single clock. Together, the dual
pipes can issue two integer instructions in one clock,
or one floating-point instruction (under certain
circumstances, two floating-point instructions) in one
clock.
Pentium
processors
implement
several
Branch prediction is implemented in the Pentium
processors. To support this, Pentium processors
implement two prefetch buffers, one to prefetch code
in a linear fashion, and one that prefetches code
according to the BTB so the needed code is almost
always prefetched before it is needed for execution.
The
redesigned over the Intel486 processor. Faster
algorithms provide up to 10X speed-up for common
operations including add, multiply and load.
floating-point
unit
has
been
completely
Pentium processors include separate code and data
caches are integrated on-chip to meet performance
goals. Each cache has a 32-byte line size. Each
cache has a dedicated Translation Lookaside Buffer
(TLB) to translate linear addresses to physical
addresses. The data cache is configurable to be
write back or write through on a line-by-line basis and
follows the MESI protocol. The data cache tags are
triple ported to support two data transfers and an
inquire cycle in the same clock. The code cache is
an inherently write-protected cache. The code cache
tags are multi-ported to support snooping. Individual
pages can be configured as cacheable or non-
cacheable by software or hardware. The caches can
be enabled or disabled by software or hardware.
The Pentium processors have increased the data
bus to 64 bits to improve the data transfer rate. Burst
read and burst write back cycles are supported by
the Pentium processors. In addition, bus cycle
pipelining has been added to allow two bus cycles to
be in progress simultaneously. The Pentium
processors’ Memory Management Unit contains
optional extensions to the architecture which allow 4-
Kbyte and 4-Mbyte page sizes.
The Pentium processors have added significant data
integrity and error detection capability. Data parity
checking is still supported on a byte-by-byte basis.
Address parity checking and internal parity checking
features have been added along with a new
exception, the machine check exception.
As more and more functions are integrated on chip,
the complexity of board level testing is increased. To
address this, the Pentium processors have increased
test and debug capability. The Pentium processors
implement IEEE Boundary Scan (Standard 1149.1).
In addition, the Pentium processors have specified 4
breakpoint pins that correspond to each of the debug
registers and externally indicate a breakpoint match.
Execution tracing provides external indications when
an instruction has completed execution in either of
the two internal pipelines, or when a branch has been
taken.
System Management Mode (SMM) has been
implemented along with some extensions to the SMM
architecture. Enhancements to the virtual 8086 mode
have been made to increase performance by
reducing the number of times it is necessary to trap
to a virtual 8086 monitor.
Figure 1 shows a block diagram of the Pentium
processor with MMX technology as a representative
of the Pentium processor family.
The block diagram shows the two instruction
pipelines, the "u" pipe and the "v" pipe. The u-pipe
can execute all integer and floating-point instructions.
The v-pipe can execute simple integer instructions
and the FXCH floating-point instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
| PESD5V2S18U | ESD protection array |
| PESDXL4UW | Low capacitance quadruple ESD protection array |
| PESDXL4UG | Low capacitance quadruple ESD protection diode array in SOT353 package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。