- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium processor with MMX (Intel Corp.) 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium processor with MMX |
| 廠商： | Intel Corp. |
| 英文描述： | 32-bit processor with MMX technology(32位帶MMX技術(shù)處理器) |
| 中文描述： | 32位MMX技術(shù)（32位帶MMX公司的技術(shù)處理器處理器） |
| 文件頁數(shù)： | 6/51頁 |
| 文件大?。?/td> | 479K |
| 代理商： | PENTIUM PROCESSOR WITH MMX |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
PENTIUM PROCESSOR WITH MMX TECHNOLOGY
E
6
5/23/97 10:47 AM 24318502.DOC
Branch
Target
Buffer
Code Cache
16 KBytes
ROM
Control Unit
Generate
(U Pipeline)
Address
(V Pipeline)
Data Cache
16 KBytes
128
TLB
TLB
Prefetch
Address
Prefetch Buffers
Instruction Decode
Instruction
Pointer
Integer Register File
Barrel Shifter
32
32
32
32
32
32
Page
Unit
Bus
Unit
Bus
Control
6Data
Bus
32-Bit
64
Control
Register File
Add
Multiply
Divide
Floating
Point
Unit
Control
80
80
(U ALU
(V Pipeline)
Branch Verif.
& Target Addr
32
Data
Bus
MMX
TM
Unit
V-Pipeline
Connection
U-Pipeline
Connection
Data
Control
APIC
Control
DP
Logic
Figure 1. Pentium
Processor with MMX Technology Block Diagram
The separate code and data caches are shown. The
data cache has two ports, one for each of the two
pipes (the tags are triple ported to allow simultaneous
inquire cycles). The data cache has a dedicated
Translation Lookaside Buffer (TLB) to translate linear
addresses to the physical addresses used by the
data cache.
The code cache, branch target buffer and prefetch
buffers are responsible for getting raw instructions
into the execution units of the Pentium processor.
Instructions are fetched from the code cache or from
the external bus. Branch addresses are remembered
by the branch target buffer. The code cache TLB
translates linear addresses to physical addresses
used by the code cache.
The decode unit decodes the prefetched instructions
so the Pentium processors can execute the
instruction. The control ROM contains the microcode
which controls the sequence of operations that must
be performed to implement the Pentium processor
architecture. The control ROM unit has direct control
over both pipelines.
The Pentium processors contain a pipelined floating-
point unit that provides a significant floating-point
performance advantage over previous generations of
processors.
Symmetric dual processing in a system is supported
with two Pentium processors. The two processors
appear to the system as a single Pentium processor.
Operating systems with dual processing support
properly schedule computing tasks between the two
processors. This scheduling of tasks is transparent
to software applications and the end-user. Logic built
into the processors support a "glueless" interface for
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術(shù)CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
| PESD5V2S18U | ESD protection array |
| PESDXL4UW | Low capacitance quadruple ESD protection array |
| PESDXL4UG | Low capacitance quadruple ESD protection diode array in SOT353 package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。