- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367939 > PHB55N03T (NXP SEMICONDUCTORS) TrenchMOS transistor Standard level FET PDF資料下載
參數(shù)資料
| 型號： | PHB55N03T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | JFETs |
| 英文描述： | TrenchMOS transistor Standard level FET |
| 中文描述： | 55 A, 30 V, 0.018 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | PLASTIC PACKAGE-3 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 117K |
| 代理商： | PHB55N03T |
Philips Semiconductors
Product specification
N-channel TrenchMOS
transistor
Logic level FET
PHP55N04LT, PHB55N04LT
PHD55N04LT
FEATURES
SYMBOL
QUICK REFERENCE DATA
V
DSS
= 35 V
’Trench’
technology
Very low on-state resistance
Fast switching
Low thermal resistance
Logic level compatible
I
D
= 55 A
R
DS(ON)
≤
14 m
(V
GS
= 10 V)
R
DS(ON)
≤
18 m
(V
GS
= 5 V)
GENERAL DESCRIPTION
N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using ’
trench
’ technology.
Applications:-
High frequency computer motherboard d.c. to d.c. converters
High current switching
The PHP55N04LT is supplied in the SOT78 (TO220AB) conventional leaded package.
The PHB55N04LT is supplied in the SOT404 (D
2
PAK) surface mounting package.
The PHD55N04LT is supplied in the SOT428 (DPAK)surface mounting package.
PINNING
SOT78 (TO220AB)
SOT404 (D
2
PAK)
SOT428 (DPAK)
PIN
DESCRIPTION
1
gate
2
drain
1
3
source
tab
drain
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
V
DSS
Drain-source voltage
V
DGR
Drain-gate voltage
V
GS
Gate-source voltage (DC)
V
GSM
Gate-source voltage (pulse
peak value)
I
D
Drain current (DC)
CONDITIONS
T
j
= 25 C to 175C
T
j
= 25 C to 175C; R
GS
= 20 k
MIN.
-
-
-
-
MAX.
35
35
±
15
±
20
UNIT
V
V
V
V
T
j
≤
150C
T
mb
= 25 C
T
mb
= 100 C
T
mb
= 25 C
-
-
-
55
38
220
A
A
A
I
DM
Drain current (pulse peak
value)
Total power dissipation
Operating junction and
storage temperature
P
tot
T
j
, T
stg
T
mb
= 25 C
-
103
175
W
C
- 55
d
g
s
1 2 3
tab
1
3
tab
2
1
2
3
tab
1
It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages.
January 2001
1
Rev 1.000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PHD6N10E | PowerMOS transistor |
| PHD71NQ03LT | Triple 1.8V to 6V High-Side MOSFET Drivers; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PHP71NQ03LT | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 75A I(D) | TO-220AB |
| PHB71NQ03LT | Rail-to-Rail Input Rail-to-Rail Output Zero-Drift Op Amp; Package: SO; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PHE13002AU | Silicon Diffused Power Transistor(硅擴散功率型晶體管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PHB55N03TT/R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 55A I(D) | SOT-404 |
| PHB55N04LT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 35V V(BR)DSS | 55A I(D) | TO-263AB |
| PHB5N40T/R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 400V V(BR)DSS | 7.2A I(D) | SOT-404 |
| PHB-5R0H155-R | 功能描述:超級電容/超級電容器 CAP,1.5F,5.0V,EDLC PHB SERIES HORZ RoHS:否 制造商:Murata 電容:350 mF 容差: 電壓額定值:4.2 V ESR:60 mOhms 工作溫度范圍:- 30 C to + 70 C 端接類型:SMD/SMT 引線間隔: 尺寸:18.5 mm W x 20.5 mm L x 3 mm H |
| PHB-5R0H255-R | 功能描述:超級電容/超級電容器 CAP,2.5F,5.0V,EDLC PHB SERIES HORZ RoHS:否 制造商:Murata 電容:350 mF 容差: 電壓額定值:4.2 V ESR:60 mOhms 工作溫度范圍:- 30 C to + 70 C 端接類型:SMD/SMT 引線間隔: 尺寸:18.5 mm W x 20.5 mm L x 3 mm H |
發(fā)布緊急采購，3分鐘左右您將得到回復。