參數(shù)資料
型號: PIC16F1527T-I/PT
廠商: Microchip Technology
文件頁數(shù): 16/94頁
文件大小: 0K
描述: MCU 28KB FLASH 1536B RAM 64-TQFP
標(biāo)準(zhǔn)包裝: 1,200
系列: PIC® XLP™ 16F
核心處理器: PIC
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,LIN,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 54
程序存儲器容量: 28KB(16K x 14)
程序存儲器類型: 閃存
RAM 容量: 1.5K x 8
電壓 - 電源 (Vcc/Vdd): 2.3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 30x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 帶卷 (TR)
185
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
The recommendations of the maximum receiver baud rate error was made under the assump-
tion that the Receiver and Transmitter equally divides the maximum total error.
There are two possible sources for the receivers baud rate error. The Receiver’s system clock
(XTAL) will always have some minor instability over the supply voltage range and the tempera-
ture range. When using a crystal to generate the system clock, this is rarely a problem, but for a
resonator the system clock may differ more than 2% depending of the resonators tolerance. The
second source for the error is more controllable. The baud rate generator can not always do an
exact division of the system frequency to get the baud rate wanted. In this case an UBRRn value
that gives an acceptable low error can be used if possible.
19.9
Multi-processor Communication Mode
Setting the Multi-processor Communication mode (MPCMn) bit in UCSRnA enables a filtering
function of incoming frames received by the USART Receiver. Frames that do not contain
address information will be ignored and not put into the receive buffer. This effectively reduces
the number of incoming frames that has to be handled by the CPU, in a system with multiple
MCUs that communicate via the same serial bus. The Transmitter is unaffected by the MPCMn
setting, but has to be used differently when it is a part of a system utilizing the Multi-processor
Communication mode.
If the Receiver is set up to receive frames that contain 5 to 8 data bits, then the first stop bit indi-
cates if the frame contains data or address information. If the Receiver is set up for frames with
nine data bits, then the ninth bit (RXB8n) is used for identifying address and data frames. When
the frame type bit (the first stop or the ninth bit) is one, the frame contains an address. When the
frame type bit is zero the frame is a data frame.
The Multi-processor Communication mode enables several slave MCUs to receive data from a
master MCU. This is done by first decoding an address frame to find out which MCU has been
addressed. If a particular slave MCU has been addressed, it will receive the following data
frames as normal, while the other slave MCUs will ignore the received frames until another
address frame is received.
Table 19-3.
Recommended Maximum Receiver Baud Rate Error for Double Speed Mode
(U2Xn = 1)
D
# (Data+Parity Bit)
Rslow (%)
Rfast (%)
Max Total Error (%)
Recommended Max
Receiver Error (%)
5
94.12
105.66
+5.66/-5.88
± 2.5
6
94.92
104.92
+4.92/-5.08
± 2.0
7
95.52
104,35
+4.35/-4.48
± 1.5
8
96.00
103.90
+3.90/-4.00
± 1.5
9
96.39
103.53
+3.53/-3.61
± 1.5
10
96.70
103.23
+3.23/-3.30
± 1.0
相關(guān)PDF資料
PDF描述
PIC16LF1527T-I/PT MCU PIC 28KB FLASH 64TQFP
7-227079-1 PLUG, COML BNC, KIT
V24A3V3C264BL3 CONVERTER MOD DC/DC 3.3V 264W
MIC2010-2PCQS IC USB PWR CTRLR DUAL 16-QSOP
PIC16LC58B-04/SO IC MCU OTP 2KX12 18SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16F1613-E/P 制造商:Microchip Technology Inc 功能描述:3.5KB Flash, 256 RAM, 32MHz Int. Osc, 10bit ADC, ZCD, WWDT, CRC, 14 PDIP .300in
PIC16F1613-I/SL 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube
PIC16F1613-I/ST 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube
PIC16F1613T-I/ML 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Tape and Reel
PIC16F1613T-I/SL 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Tape and Reel