參數(shù)資料
型號: PIC16F1527T-I/PT
廠商: Microchip Technology
文件頁數(shù): 46/94頁
文件大?。?/td> 0K
描述: MCU 28KB FLASH 1536B RAM 64-TQFP
標(biāo)準(zhǔn)包裝: 1,200
系列: PIC® XLP™ 16F
核心處理器: PIC
芯體尺寸: 8-位
速度: 20MHz
連通性: I²C,LIN,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 54
程序存儲器容量: 28KB(16K x 14)
程序存儲器類型: 閃存
RAM 容量: 1.5K x 8
電壓 - 電源 (Vcc/Vdd): 2.3 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 30x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 帶卷 (TR)
211
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
21.4
Multi-master Bus Systems, Arbitration and Synchronization
The TWI protocol allows bus systems with several masters. Special concerns have been taken
in order to ensure that transmissions will proceed as normal, even if two or more masters initiate
a transmission at the same time. Two problems arise in multi-master systems:
An algorithm must be implemented allowing only one of the masters to complete the
transmission. All other masters should cease transmission when they discover that they have
lost the selection process. This selection process is called arbitration. When a contending
master discovers that it has lost the arbitration process, it should immediately switch to Slave
mode to check whether it is being addressed by the winning master. The fact that multiple
masters have started transmission at the same time should not be detectable to the slaves, i.e.
the data being transferred on the bus must not be corrupted.
Different masters may use different SCL frequencies. A scheme must be devised to
synchronize the serial clocks from all masters, in order to let the transmission proceed in a
lockstep fashion. This will facilitate the arbitration process.
The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from
all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one
from the Master with the shortest high period. The low period of the combined clock is equal to
the low period of the Master with the longest low period. Note that all masters listen to the SCL
line, effectively starting to count their SCL high and low time-out periods when the combined
SCL line goes high or low, respectively.
Figure 21-7. SCL Synchronization Between Multiple Masters
Arbitration is carried out by all masters continuously monitoring the SDA line after outputting
data. If the value read from the SDA line does not match the value the Master had output, it has
lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value
while another Master outputs a low value. The losing Master should immediately go to Slave
mode, checking if it is being addressed by the winning Master. The SDA line should be left high,
but losing masters are allowed to generate a clock signal until the end of the current data or
address packet.
TA
low
TA
high
SCL from
Master A
SCL from
Master B
SCL Bus
Line
TB
low
TB
high
Masters Start
Counting Low Period
Masters Start
Counting High Period
相關(guān)PDF資料
PDF描述
PIC16LF1527T-I/PT MCU PIC 28KB FLASH 64TQFP
7-227079-1 PLUG, COML BNC, KIT
V24A3V3C264BL3 CONVERTER MOD DC/DC 3.3V 264W
MIC2010-2PCQS IC USB PWR CTRLR DUAL 16-QSOP
PIC16LC58B-04/SO IC MCU OTP 2KX12 18SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16F1613-E/P 制造商:Microchip Technology Inc 功能描述:3.5KB Flash, 256 RAM, 32MHz Int. Osc, 10bit ADC, ZCD, WWDT, CRC, 14 PDIP .300in
PIC16F1613-I/SL 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube
PIC16F1613-I/ST 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Rail/Tube
PIC16F1613T-I/ML 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Tape and Reel
PIC16F1613T-I/SL 制造商:Microchip Technology Inc 功能描述:3.5KB FLASH, 256 RAM, 32MHZ INT. OSC, 10BIT ADC, ZCD, WWDT, - Tape and Reel