- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM7366-PI (PMC-SIERRA INC) FRAME ENGINE AND DATA LINK MANAGER PDF資料下載
參數(shù)資料
| 型號： | PM7366-PI |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FRAME ENGINE AND DATA LINK MANAGER |
| 中文描述： | 8 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, PBGA272 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-272 |
| 文件頁數(shù)： | 64/286頁 |
| 文件大?。?/td> | 2243K |
| 代理商： | PM7366-PI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁
RELEASED
DATA SHEET
PM7366 FREEDM-8
ISSUE 4
PMC-1970930
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
51
The maximum duration of the a master burst cycle is controlled by the value set in the LATENCY
TIMER register in the GPIC Configuration Register block. This value is set by the host on boot
and is loaded into a counter in the GPIC master state at the start of each access. If the counter
reaches zero and the GRANT signal has been removed the GPIC will release the bus regardless
of whether it has completed the present burst cycle. This type of termination is referred to as a
Master Time-out. In the case of a Master Time-out the GPIC will remove the REQUEST signal for
two PCI clocks and then reassert it to complete the burst cycle.
If no target responds to the address placed on the bus by the GPIC after 4 PCI clocks the GPIC
will terminate the cycle and flag the cycle in the PCI Command/ Status Configuration Register as a
Master Abort. If the Stop on Error enable (SOE_E) bit is set in the GPIC Command Register, the
GPIC will not process any more requests until the error condition is cleared. If the SOE_E is not
set, the GPIC will discard the REQUEST and indicate to the local master that the cycle is
complete. This action will result in any write data being lost and any read data being erroneous.
9.5.2
Master Local Bus Interface
The master local bus is a 32 bit data bus which connects the local master device to the GPIC.
The GPIC contains two local master interface blocks, with one supporting the RMAC and the
other the TMAC. Each local master interface has been optimised to support the traffic pattern
generated by the RMAC or the TMAC and are not interchangeable.
The data path between the GPIC and local master device provides a mechanism to segregate the
system timing domain of the core from the PCI bus. Transfers on each of the RMAC and TMAC
interfaces are timed to its own system clock. The DMA controllers isolated from all aspects of the
PCI bus protocol, and instead “sees” a simple synchronous protocol. Read or write cycles on the
local master bus will initiate a request for service to the GPIC which will then transfer the data via
the PCI bus.
The GPIC maximises data throughput between the PCI bus and the local device by paralleling
local bus data transfers with PCI access latency. The GPIC allows either DMA controller to write
data independent of each other and independent of PCI bus control. The GPIC temporarily
buffers the data from each DMA controller while it is arbitrating for control of the PCI bus. After
completion of a write transfer, the DMA controller is then released to perform other tasks. The
GPIC can buffer only a single transaction from each DMA controller.
Read accesses on the local bus are optimised by allowing the DMA controllers access to the data
from the PCI bus as soon as the first data becomes available. After the initial synchronisation and
PCI bus latency data is transferred at the slower of PCI bus rate or the core logic SYSCLK rate.
Once a read transaction is started, the DMA controller is held waiting for the ready signal while the
GPIC is arbitrating for the PCI bus.
All data is passed between the GPIC and the DMA controllers in little Endian format and, in the
default mode of operation, the GPIC expects all data on the PCI bus to also be in little Endian
format. The GPIC provides a selection bit in the internal Control register which allows the Endian
format of the PCI bus data to be changed. If enabled, the GPIC will swizzle all packet data on the
PCI bus (but not descriptor references and the contents of descriptors). The swizzling is
相關PDF資料 |
PDF描述 |
|---|---|
| PM7367-PI | DIODE 1N4002 RECTIFYING |
| PM7367 | 32 link, 32 Channel Data Link Manager with PCI Interface |
| PM7375 | ATM SAR and PHY Processor for PCI Bus |
| PM7375-SC | LOCAL ATM SAR & PHYSICAL LAYER |
| PM7380 | FRAME ENGINE AND DATA LINK MANAGER 32P672 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PM7367 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM7367-PI | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM-737 | 制造商:Eclipse Tools 功能描述: |
| PM7375 | 制造商:PMC 制造商全稱:PMC 功能描述:LOCAL ATM SAR & PHYSICAL LAYER |
發(fā)布緊急采購，3分鐘左右您將得到回復。