- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378075 > PSB21911 (SIEMENS A G) ISDN Echocancellation Circuit for Terminal Applications IEC-Q TE PDF資料下載
參數(shù)資料
| 型號(hào)： | PSB21911 |
| 廠商： | SIEMENS A G |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | ISDN Echocancellation Circuit for Terminal Applications IEC-Q TE |
| 中文描述： | DATACOM, ISDN ECHO CANCELLER |
| 文件頁(yè)數(shù)： | 88/164頁(yè) |
| 文件大小： | 1401K |
| 代理商： | PSB21911 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
PSB 21911
PSF 21911
Access to IOM-2 Channels
Semiconductor Group
88
11.97
register. When it is ready to accept data (e.g. based on the value in MOR, which in a
point-to-multipoint application might be the address of the destination device), it sets the
MR control bit MRC to "1" to enable the receiver to store succeeding Monitor channel
bytes and acknowledge them according to the Monitor channel protocol. In addition, it
enables other Monitor channel interrupts by setting Monitor receive Interrupt Enable
(MRE) to "1".
As a result, the first Monitor byte is acknowledged by the receiving device setting the MR
bit to "0". This causes a Monitor Data Acknowledge (MDA) interrupt status at the
transmitter.
A new Monitor data byte can now be written by the microprocessor in MOX. The MX bit
is still in the active (“0“) state. The transmitter indicates a new byte in the Monitor channel
by returning the MX bit active after sending it once in the inactive state. As a result, the
receiver stores the Monitor byte in MOR and generates a new MDR interrupt status.
When the microprocessor has read the MOR register, the receiver acknowledges the
data by returning the MR bit active after sending it once in the inactive state. This in turn
causes the transmitter to generate an MDA interrupt status.
This "MDA interrupt – write data – MDR interrupt – read data – MDA interrupt"
handshake is repeated as long as the transmitter has data to send. Note that the Monitor
channel protocol imposes no maximum reaction times to the microprocessor.
When the last byte has been acknowledged by the receiver (MDA interrupt status), the
microprocessor sets the Monitor Transmit Control bit (MXC) to "0". This enforces an
inactive ("1") state in the MX bit. Two frames of MX inactive signifies the end of a
message. Thus, a Monitor Channel End of Reception (MER) interrupt status is
generated by the receiver when the MX bit is received in the inactive state in two
consecutive frames. As a result, the microprocessor sets the MR control bit MRC to “0“,
which in turn enforces an inactive state in the MR bit. This marks the end of the
transmission, making the Monitor Channel Active (MAC) bit return to "0".
During a transmission process, it is possible for the receiver to ask for a transmission to
be aborted by sending an inactive MR bit value in two consecutive frames. This is
effected by the microprocessor writing the MR control bit MRC to "0". An aborted
transmission is indicated by a Monitor Channel Data Abort (MAB) interrupt status at the
transmitter.
In TE mode, the ADF2:TE1 bit is used to direct the Monitor access either to IOM-channel
0 (ADF2:TE1 = "0", default) or to IOM-channel 1 of the IOM-Terminal structure. This
allows to program terminal devices such as the ARCOFI via the processor interface of
the IEC-Q TE. If the ADF2:TE1 bit is "1", the Monitor channel on IOM-channel 0 is
passed transparently from the IOM-2 interface to the IEC-Q TE itself.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT3104C | 15 WATT 24V TO 5V/12V/15V ISOLATED DC-DC CONVERTER |
| PT3100-24V | 15 WATT 24V TO 5V/12V/15V ISOLATED DC-DC CONVERTER |
| PT3106C | 15 WATT 24V TO 5V/12V/15V ISOLATED DC-DC CONVERTER |
| PT3402 | "2.5V 12A |
| PT3403 | "1.8V 12A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB21911F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| PSB21911NV5.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Infineon Technologies AG 功能描述: |
| PSB2196 | 制造商:PULSE 制造商全稱:Pulse A Technitrol Company 功能描述:TELECOMMUNICATIONS PRODUCTS |
| PSB2196H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?ISDN Subscriber Access Controller for U_PN-Interface Terminals? |
| PSB2196N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?ISDN Subscriber Access Controller for U_PN-Interface Terminals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。