參數資料
型號: PSD501B1
英文描述: Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
中文描述: 現場可編程微控制器外圍設備(可編程邏輯,16K的位的SRAM,40余個可編程輸入/輸出,通用PLD的有61個輸入)
文件頁數: 27/130頁
文件大?。?/td> 704K
代理商: PSD501B1
PSD5XX Famly
6-27
Bus
Interface
The Bus Interface is very flexible and can be configured to interface to most
microcontrollers with no glue logic. Table 4 lists some of the bus types to which the Bus
Interface is able to interface.
Multiplexed
Data Bus
Width
Bus Control
Signals
Microcontroller
Mux
8
WR, RD, PSEN, A0
8031
Mux/
Non-mux
8/16
R/W, E, BHE, A0
6811
Mux
8/16
WR, RD, BHE, A0
80196/80186
Mux
16
WRL, RD, WRH, A0
80196SP
Non-mux
16
R/W, LDS, UDS
68302
Non-mux
8/16
R/W, DS, SIZ0, A0
68340
Non-mux
16
R/W, DS, BHE, BLE
68330
Table 4. Typical Microcontroller Bus Types
Bus Interface Configuration
The Bus Interface Logic is user configurable. The type of bus interface is specified by
the user in the PSDsoft software (PSD configuration). The bus control input pins have
multi-function capabilities. By choosing the right configuration, the PSD5XX is able to
interface to most microcontrollers, including the ones listed in Table 4. In Table 5, the
names of the bus control input signal pins and their multiple functions are shown. For
example, Pin PE0 can be configured by the PSD configuration software to perform any one
of the five functions. Examples on the interface between the PSD5XX and some typical
microcontrollers are shown in following sections.
Pin Name
Pin
Pin
Pin
Pin
Pin
Function
1
Function
2
Function
3
Function
4
Function
5
RD
RD
E
DS
LDS
WR
WR
R/W
WRL
PE0
BHE
PSEN
WRH
UDS
SIZ0
PE1
ALE
AD0
A0
BLE
Table 5. Alternate Pin Functions
PSD5XX Interface To a Multiplexed Bus
Figure 13 shows a typical connection to a microcontroller with a multiplexed bus. The ADIO
port of the PSD5XX is connected directly to the microcontroller address/data bus
(AD0-AD15 for 16 bit bus). The ALE input signal latches the address lines internally. In a
read bus cycle, data is driven out through the ADIO Port transceivers after the specified
access time. The internal ADIO Port connection for a 16 bit multiplexed bus is shown in
Figure 14. The ADIO port is in tri-state mode if none of the PSD5XX internal devices are
selected.
相關PDF資料
PDF描述
PSD511B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
PSD502B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
PSD503B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
PSD502B1-12U 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads
PSD502B1-12UI 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging
相關代理商/技術參數
參數描述
PSD501B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral