參數(shù)資料
型號(hào): PSD501B1
英文描述: Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入)
中文描述: 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備(可編程邏輯,16K的位的SRAM,40余個(gè)可編程輸入/輸出,通用PLD的有61個(gè)輸入)
文件頁數(shù): 97/130頁
文件大?。?/td> 704K
代理商: PSD501B1
PSD5XX Famly
6-97
Interrupt Operation
(Cont.)
Command Registers
All the eight interrupts can be individually masked using a mask register. Writing “ones”
into these mask bits enables the associated interrupts. RESET masks all interrupts.
Interrupts can also be defined as either LEVEL sensitive or EDGE sensitive using a
sensitivity bit in the interrupt edge/level sensitivity select register.
Tables 29 and 29a give the address map for various port and interrupt Command/Status
Registers. This address offset map is of the host processor, relative to the CSIOP
(Chip Select Input Output Port) i.e., address space allocated by the host Microcontroller to
access all the PSD embedded peripherals.
Address
Ofset
Register Name
Address
Ofset
Register Name
+D4h
Interrupt Read Clear
+D3h
Interrupt Mask
+D2h
Interrupt Edge/Level
Select
+D1h
Interrupt Request Latch
+D0h
Interrupt Priority Status
Table 29. Ofset Address Map of Interrupt Registers
Address
Ofset
Register Name
Address
Ofset
Register Name
+D5h
Interrupt Read Clear
+D2h
Interrupt Mask
+D3h
Interrupt Edge/Level
Select
+D0h
Interrupt Request Latch
+D1h
Interrupt Priority Status
Table 29a. Ofset Address Map of Interrupt Registers
(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 29.)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mask7
Mask6
Mask5
Mask4
Mask3
Mask2
Mask1
Mask0
Interrupt Mask Register
Bits mask 0
...
mask 7 correspond to interrupt 0
...
interrupt 7.
When these bits are set to
1 = Unmasked
0 = Masked
At RESET these bits initialize as 0 and all interrupts are masked.
The Interrupt Registers listed in Tables 29 and 29a are described below.
Interrupt
Controller
(Cont.)
相關(guān)PDF資料
PDF描述
PSD511B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入)
PSD502B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入)
PSD503B1 Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入)
PSD502B1-12U 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads
PSD502B1-12UI 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD501B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD501B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral