- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368228 > PSD503B1 Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD503B1 |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，16K的位的SRAM，40余個(gè)可編程輸入/輸出，通用PLD的有61個(gè)輸入） |
| 文件頁數(shù)： | 99/130頁 |
| 文件大小： | 704K |
| 代理商： | PSD503B1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當(dāng)前第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
PSD5XX Famly
6-99
Interrupt
Controller
(Cont.)
Interrupt Operation
(Cont.)
Input/Output
Interrupt inputs INT4 and INT5 originate from two dedicated PPLD product terms PT2INT4
and PT2INT5. Interrupt inputs INT6 and INT7 originate from the outputs of the PPLD
Macrocells MC2INT6 and MC2INT7 as described in the next section and the remaining
interrupt inputs INT0 through INT3 originate from four Terminal-Count (TC) outputs of the
Counter/Timers. If an External event has to cause an interrupt in the PSD5XX, it has to be
routed through the PPLD.
Regarding output from the Interrupt Controller, whenever an unmasked interrupt occurs, a
Global Interrupt signal is generated. The Global Interrupt signal can be used as a ZPLD
input (INTR2PLD). Refer to Figure 45 for details. It can also be driven off the chip by using
the special-function out capability of Port E (PE2) as INTR_OUT. In either case, the Global
Interrupt indicates to the MCU that an internal PSD5XX interrupt has occurred. Refer to the
section on I/O ports for specific details of setting up the port functions.
PPLDMacrocell
Interrupt inputs INT6 and INT7 originate two dedicated PPLD Macrocells. Each of these
PPLD Macrocells have two product terms as inputs that are inputted into a PPLD Macrocell
as shown in Figure 47. The outputs of both PPLD Macrocells MC2INT6 and MC2INT7 are
either Combinatorial or Register mode. The polarity of the product terms is programmable.
Refer to the section on “ZPLD” for further reference on the PPLD.
Interrupt Flowchart
The flowchart in Figure 48 explains the overall initialization and the servicing
of the interrupts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD502B1-12U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads |
| PSD502B1-12UI | 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging |
| PSD502B1-15J | 600V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package. Also available in Radiation Levels up to 300KRad.; Similar to IRHY67C30CM with Optional Total Dose Rating of 300kRads |
| PSD502B1-15JI | 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57Z30CM with optional Total Dose Rating of 300kRads |
| PSD502B1-15LI | 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; A IRHY57Z30CM with Standard Packaging |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD503B1-12J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD503B1-12JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD503B1-12LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD503B1-12U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD503B1-12UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。