- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378089 > PXB4340E (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | PXB4340E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 40/66頁 |
| 文件大?。?/td> | 869K |
| 代理商： | PXB4340E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
3;%)
Data Sheet
5-40
07.2000
5HJLVWHUV
'3*
Disturbed Parity Generation.
Generate a bus parity error in the read access at the end of this command cycle.
This bit is automatically reset. DPG is not supported by the ALP!
0
Default
&,2
CI(2) / CO(2) data
If this bit is written, it determines the setting of the CO(2) output while it is used for
Cascade Interface check. If it is read, it reflects the level at the CI(2) input.
y
Default
y depends on the CI input with the same index
&,2
CI(1) / CO(1) data
If this bit is written, it determines the setting of the CO(1) output while it is used for
cascade interface check. If it is read, it reflects the level at the CI(1) input.
y
Default
y depends on the CI input with the same index
&,2
CI(0) / CO(0) data
If this bit is written, it determines the setting of the CO(0) output while it is used for
Cascade Interface check. If it is read, it reflects the level at the CI(0) input.
y
Default
y depends on the CI input with the same index
&/(
Check of a Line before write Enable.
This means writing of a valid entry (with its VCON bit set to 1) over a valid entry in
memory (also with VCON bit contained in this line set to 1) is not performed;
instead, in the status field, an alarm is returned. Activation of this bit prolongs the
write request (restricted usage in 622 Mbit/s systems). CLE is not supported by the
ALP!
0
Default
&((
Check of an Entry before write Enable.
Search is performed for occurrence of write pattern in the CAME (and a cascaded
CAME, if connected). If the pattern is already present, the related line will not be
updated and an alarm is returned in the status field. Activation of this bit prolongs
the write request (restricted usage in 622 Mbit/s systems). CEE is not supported by
the ALP!
0
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB4360F | ICs for Communications |
| PXB4350E | ICs for Communications |
| PXB4330E | ICs for Communications |
| PXF4222 | Interworking Controller Next Generation |
| PXF4222E | Interworking Controller Next Generation |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB4340EV1.1-G | 制造商:Infineon Technologies AG 功能描述: |
| PXB4350E | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F-V11 | 制造商:Infineon Technologies AG 功能描述:COMMUNICATION CONTENT ADDRESSABLE MEMORY ELEMENT CAME 144P-TQFP-144-2 |
| PXB-B3911 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NC VALVE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。