- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378089 > PXB4340E (INFINEON TECHNOLOGIES AG) ICs for Communications PDF資料下載
參數(shù)資料
| 型號(hào)： | PXB4340E |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 45/66頁(yè) |
| 文件大?。?/td> | 869K |
| 代理商： | PXB4340E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
3;%)
Data Sheet
6-45
07.2000
,QWHUIDFH'HVFULSWLRQ
,QWHUIDFH'HVFULSWLRQ
'DWD%XVDQG$GGUHVV%XV,QWHUIDFH
All communication with ALP is done using the data interface. The data interface consists of the
following signals, as shown in
WDEOH
:
1)
DAT(15:1) are needed with ALP V1.1. DAT(32:17) are reserved for future use.
CAME will be accessed only if CE is low at the rising edge of CLK. If WE is low at the time, a
write cycle will be executed; if WE is high, a read cycle will be executed. The OE signal controls
the CAME output buffers for read accesses only. The EN16 signal determines data bus width,
which is 16-bit for EN16 at low level, and 32-bit otherwise. This signal is intended for static
adjustment of bus width.
Parity generation in 16-bit Mode extends over DAT(16..0) and ADR(3..0). In 32-bit Mode, it
extends over DAT(32..0) and ADR(3..0). In 32-bit interface mode, ADR(3) is not needed and
must be connected to ground; thus, parity generated over DAT(32..0) and ADR(2..0) is accepted
correctly. In both cases, DAT(0) is used as a parity line and completes the corresponding DAT
and ADR lines to odd parity. In 16-bit Mode, only the lower part of the data bus is used. The
upper bus half (index 17..32) is ignored during write accesses to CAME and is 0 during read
accesses.
7DEOH
6LJQDO1DPH
'DWD,QWHUIDFH6LJQDOV
([SODQDWLRQ
7\SH
DAT(0)
Odd parity. Selected to create parity over ADR and DAT bidirectional
DAT(31..1)
1)
Data Bus
bidirectional
DAT(32)
Data Bus
bidirectional
ADR(2..0)
Address Bus
input
ADR(3)
Address Bus
input
WE
Write Enable
input
OE
Output Enable
input
CE
Chip Enable
input
CLK
Clock
input
EN16
Selection of bus width
input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PXB4360F | ICs for Communications |
| PXB4350E | ICs for Communications |
| PXB4330E | ICs for Communications |
| PXF4222 | Interworking Controller Next Generation |
| PXF4222E | Interworking Controller Next Generation |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PXB4340EV1.1-G | 制造商:Infineon Technologies AG 功能描述: |
| PXB4350E | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications |
| PXB4360F-V11 | 制造商:Infineon Technologies AG 功能描述:COMMUNICATION CONTENT ADDRESSABLE MEMORY ELEMENT CAME 144P-TQFP-144-2 |
| PXB-B3911 | 制造商:PARKER HANNIFIN INSTRUMENTS 功能描述:4MM NC VALVE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。