- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845MP Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82845MP |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 12/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845MP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
109
R
4.1.5.
System Bus Interrupt APIC Memory Space
SBINTR
From
0_FEE0_0000
To
0_FEEF_FFFF
The System Bus interrupt space is the address used to deliver interrupts to the system bus. Any device on
AGP or hub interface, D, E may issue a Memory Write to 0FEEx_xxxxh. The MCH-M will forward this
Memory Write along with the data to the system bus as an Interrupt Message Transaction. The MCH-M
terminates the system bus transaction by providing the response and asserting TRDY#. This Memory
Write cycle does not go to DRAM.
4.1.6.
High SMM Memory Space
HIGHSMM
From
0_FEDA_0000
To
0_FEDB_FFFF
The HIGHSMM space allows cacheable access to the compatible SMM space by re-mapping valid SMM
accesses between 0_FEDA_0000 and 0_FEDB_FFFF to accesses between 0_000A_0000 and
0_000B_FFFF. The accesses are remapped when SMRAM space is enabled, an appropriate access is
detected on the system bus, and when ESMRAMC.H_SMRAME allows access to high SMRAM space.
SMM memory accesses from any hub interface or AGP are specially terminated: reads are provided with
the value from address 0 while writes are ignored entirely.
4.1.7.
AGP Aperture Space (Device #0 BAR)
AGPAPP
From
APBASE
To
APBASE + APSIZE
Processors and AGP devices communicate through a special buffer called the “graphics aperture”. This
aperture acts as a window into the main DRAM memory and is defined by the APBASE and APSIZE
configuration registers of the Intel 845MP/845MZ Chipset MCH-M. Note that the AGP aperture must be
above the top of memory and must not intersect with any other address space.
4.1.8.
AGP Memory and Prefetchable Memory
M1
From
MBASE1
To
MLIMIT1
PM1
PMBASE1
PMLIMIT1
Plug-and-play software configures the AGP memory window in order to provide enough memory space
for the devices behind this PCI-to-PCI bridge. Accesses whose addresses fall within this window are
decoded and forwarded to AGP for completion. Note that these registers must be programmed with
values that place the AGP memory space window between the value in the TOM register and 4 GB. In
addition, neither region should overlap with any other fixed or relocatable area of memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RE5RE36AA-TZ-FC | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845MP S L66J | 制造商:Intel 功能描述:Chipset Memory Controller Hub Mobile 593-Pin FCBGA |
| RG82845MZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| RG82845PE S L6H5 | 制造商:Intel 功能描述:CHIPSTGMCH 82845PE HT-PBGA760 |
| RG82845PESL6Q3 | 制造商:Intel 功能描述:Chipsets |
| RG82845-SL5V7 | 制造商:Intel 功能描述:INTEL 845G GRAPHICS AND MEMORY CONTROLLER HUB(GMCH) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。