- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373273 > RH80532GC033512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RH80532GC033512 |
| 元件分類： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 21/93頁 |
| 文件大?。?/td> | 2353K |
| 代理商： | RH80532GC033512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Mobile Intel
Pentium
4 Processor-M
250686-002
Datasheet
21
2.7
Asynchronous GTL+ Signals
Mobile Intel Pentium 4 Processor-M does not utilize CMOS voltage levels on any signals that
connect to the processor. As a result, legacy input signals such as A20M#, IGNNE#, INIT#,
LINT0/INTR, LINT1/NMI, SMI#, SLP#, and STPCLK# use GTL+ input buffers. Legacy output
FERR#/PBE# and other non-AGTL+ signals (THERMTRIP# and PROCHOT#) use GTL+ output
buffers. All of these signals follow the same DC requirements as AGTL+ signals, however the
outputs are not actively driven high (during a logical 0 to 1 transition) by the processor (the major
difference between GTL+ and AGTL+). These signals do not have setup or hold time specifications
in relation to BCLK[1:0]. However, all of the Asynchronous GTL+ signals are required to be
asserted for at least two BCLKs in order for the processor to recognize them. See
Section 2.11
and
Section 2.13
for the DC and AC specifications for the Asynchronous GTL+ signal groups.
2.8
Test Access Port (TAP) Connection
Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, it is
recommended that the Mobile Intel Pentium 4 Processor-M be first in the TAP chain and followed
by any other components within the system. A translation buffer should be used to connect to the
rest of the chain unless one of the other components is capable of accepting an input of the
appropriate voltage level. Similar considerations must be made for TCK, TMS, and TRST#. Two
copies of each signal may be required, with each driving a different voltage level. Refer to
ITP700
Debug Port Design Guide
for more detailed information.
2.9
System Bus Frequency Select Signals (BSEL[1:0])
The BSEL[1:0] are output signals used to select the frequency of the processor input clock
(BCLK[1:0]).
Table 4
defines the possible combinations of the signals and the frequency
associated with each combination. The required frequency is determined by the processor, chipset,
and clock synthesizer. All agents must operate at the same frequency.
The Mobile Intel Pentium 4 Processor-M currently operates at a 400-MHz system bus frequency
(selected by a 100-MHz BCLK[1:0] frequency). Individual processors will only operate at their
specified system bus frequency.
For more information about these pins refer to
Section 5.2
and the appropriate platform design
guidelines.
Table 4. BSEL[1:0] Frequency Table for BCLK[1:0]
BSEL1
BSEL0
Function
L
L
100 MHz
L
H
RESERVED
H
L
RESERVED
H
H
RESERVED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80532NC017256 | Microprocessor |
| RH80532NC021256 | Microprocessor |
| RH80532NC025256 | Microprocessor |
| RH80532NC029256 | Microprocessor |
| RH80532NC033256 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80532GC049512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RH80532GC049512S L6J5 | 制造商:Intel 功能描述:MPU Pentium |
| RH80532GC049512S L6VB | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? 4 Processor-M 0.13um 2.2GHz 478-Pin uFCPGA 制造商:Intel 功能描述:EMBEDDED P4 2.2 GHZ 32BIT MPU - Trays 制造商:Intel 功能描述:NORTHWOOD; MPU MOBILE PENTIUM 4 NETBURST 64BIT 0.13UM 2.2GHZ - Trays |
| RH80532GC049512SL6VB | 制造商:Intel 功能描述: |
| RH80532NC009256 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。