- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373275 > RK80530KZ006512 MICROPROCESSOR|32-BIT|CMOS|PGA|370PIN|CERAMIC PDF資料下載
參數(shù)資料
| 型號： | RK80530KZ006512 |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|PGA|370PIN|CERAMIC |
| 中文描述： | 微處理器| 32位|的CMOS |美巡賽| 370PIN |陶瓷 |
| 文件頁數(shù)： | 50/86頁 |
| 文件大?。?/td> | 882K |
| 代理商： | RK80530KZ006512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
50
Datasheet
Intel
Pentium
III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
Table 27. 33 MHz CMOS Signal Group Overshoot/Undershoot Tolerance
Note:
The undershoot guideline limits transitions exactly as described for the AGTL signals. See
Figure 20
.
3.4.2
Ringback Specification
Ringback refers to the amount of reflection seen after a signal has switched. The ringback
specification is the voltage that the signal rings back to after achieving its maximum absolute
value. See
Figure 21
for an illustration of ringback. Excessive ringback can cause false signal
detection or extend the propagation delay. The ringback specification applies to the input pin of
each receiving agent. Violations of the signal ringback specification are not allowed under any
circumstances for non-AGTL signals.
Ringback can be simulated with or without the input protection diodes that can be added to the
input buffer model. However, signals that reach the clamping voltage should be evaluated further.
See
Table 28
for the signal ringback specifications for non-AGTL signals for simulations at the
processor pins.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to Intel Pentium III processors with 512KB L2
cache at all frequencies.
2. Non-AGTL signals except PWRGOOD.
3.4.3
Settling Limit Guideline
Settling limit defines the maximum amount of ringing at the receiving pin that a signal must reach
before its next transition. The amount allowed is 10% of the total signal swing (V
HI
–
V
LO
) above
and below its final value. A signal should be within the settling limits of its final value, when either
in its high state or low state, before it transitions again.
Overshoot/Undershoot
Magnitude (V)
Maximum Pulse Duration at
Tcase = 69 °C (ns)
AF = 0.01
AF = 0.1
AF = 1
2.38
35
3.5
0.35
2.33
60
8.0
0.8
2.28
60
18
1.8
2.23
60
41
4.1
2.18
60
60
9.0
2.13
60
60
21
2.08
60
60
60
Table 28. Signal Ringback Specifications for Non-AGTL Signal Simulation at the Processor
Pins
1
Input Signal Group
Transition
Maximum Ringback
(with Input Diodes Present)
Unit
Figure
Non-AGTL Signals
2
Non-AGTL Signals
2
0
→
1
1
→
0
0
→
1
Vcmos_ref + 0.200
V
21
Vcmos_ref - 0.300
V
21
PWRGOOD
1.44
V
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RK80530KZ012512 | Metal Film Resistor - RN 1/4 T1 110 1% A |
| RK80530KZ017512 | MICROPROCESSOR|32-BIT|CMOS|PGA|370PIN|CERAMIC |
| RK80532PC041512 | Microprocessor |
| RK9410 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| RKC-SERIES | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RK80530KZ012512 | 制造商:Intel 功能描述:MPU Pentium 制造商:Rochester Electronics LLC 功能描述:P3 (TUALATIN) 1.26GHZ 512 CACHE (FOR SERVERS) 133 FSB; 1.45V - Bulk |
| RK80530KZ012512S L5QL | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor-S 64-Bit 0.13um 1.26GHz 370-Pin FCPGA2 |
| RK80530KZ012512S L6BX | 制造商:Intel 功能描述:MPU Pentium 制造商:Intel 功能描述:MPU Pentium? III Processor-S 64-Bit 0.13um 1.26GHz 370-Pin FCPGA 制造商:Intel 功能描述:MPU PENTIUM III 64BIT 0.13UM 1.266GHZ 370PIN FCPGA2 - Trays |
| RK80530KZ017512 | 制造商:Rochester Electronics LLC 功能描述:P3 (TUALATIN) 1.4HZ 512 CACHE (FOR SERVERS) 133 FSB; 1.45V - Bulk |
| RK80530KZ017512S L5XL | 制造商:Intel 功能描述:32BIT MPU 80530KZ017512 1.40G |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。