- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378205 > RTL8139L (Electronic Theatre Controls, Inc.) REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號： | RTL8139L |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 瑞昱3.3V的單芯片快速以太網(wǎng)控制器電源管理 |
| 文件頁數(shù)： | 38/62頁 |
| 文件大?。?/td> | 648K |
| 代理商： | RTL8139L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
RTL8139C(L)
2002/01/10
Rev.1.4
38
Bit
15-10
9
Symbol
-
FBTBEN
Description
Reserved
Fast Back-To-Back Enable:
Config3<FBtBEn>=0:Read as 0. Write operation has no effect. The
RTL8139C(L) will not generate Fast Back-to-back cycles. When Config3<FbtBEn>=1, This read/write
bit controls whether or not a master can do fast back-to-back transactions to different devices.
Initialization software will set the bit if all targets are fast back-to-back capable. A value of 1 means the
master is allowed to generate fast back-to-back transaction to different agents. A value of 0 means fast
back-to-back transactions are only allowed to the same agent. This bit’s state after RST# is 0.
System Error Enable:
When set to 1, the RTL8139C(L) asserts the SERRB pin when it detects a parity
error on the address phase (AD<31:0> and CBEB<3:0> ).
Address/Data Stepping:
Read as 0, write operation has no effect. The RTL8139C(L) never performs
address/data stepping.
Parity Error Response:
When set to 1, RTL8139C(L) will assert the PERRB pin on the detection of a
data parity error when acting as the target, and will sample the PERRB pin as the master. When set to 0,
any detected parity error is ignored and the RTL8139C(L) continues normal operation.
Parity checking is disabled after hardware reset (RSTB).
VGA palette SNOOP:
Read as 0, write operation has no effect.
8
SERREN
7
ADSTEP
6
PERRSP
5
VGASNOO
P
MWIEN
SCYCEN
4
3
Memory Write and Invalidate cycle Enable:
Read as 0, write operation has no effect.
Special Cycle Enable:
Read as 0, write operation has no effect. The RTL8139C(L) ignores all special
cycle operation.
Bus Master Enable:
When set to 1, the RTL8139C(L) is capable of acting as a bus master. When set to
0, it is prohibited from acting as a PCI bus master.
For the normal operation, this bit must be set by the system BIOS.
Memory Space Access:
When set to 1, the RTL8139C(L) responds to memory space accesses. When
set to 0, the RTL8139C(L) ignores memory space accesses.
I/O Space Access:
When set to 1, the RTL8139C(L) responds to IO space access. When set to 0, the
RTL8139C(L) ignores I/O space accesses.
2
BMEN
1
MEMEN
0
IOEN
Status:
The status register is a 16-bit register used to record status information for PCI bus related events. Reads to this register
behave normally. Writes are slightly different in that bits can be reset, but not set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RTL8139 | REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8139A | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8139B | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8139D | REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT |
| RTL8201 | REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8150 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8150L(M) Specifications |
| RTL8168 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INTEGRATED GIGABIT ETHERNET CONTROLLER FOR PCI EXPRESS TM |
| RTL8169 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8169 Specification |
| RTL8181 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Wireless LAN Access Point/Gateway Controller |
| RTL8187L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Wireless LAN network interface controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。