
6. Register Description
RTL8305SB
2002/04/09
21
Rev.1.0
Hardware Reset: pin RESET# = 0 to 1. Reset all then load EEPROM and Pin registers with serial EEPROM and Pins strappings.
Soft Reset: Write bit15 of Reg16 of PHY3 as 1. Reset all except loading EEPROM and Pin Registers with serial EEPROM and Pins.
After updating the EEPROM or Pin registers via SMI, the external device has to do soft reset in order to change the configuration.
Name
Soft Reset
PHY
Register
0
Control Register
1
Status Register
4
Auto-Negotiation Advertisement Register
5
Auto-Negotiation Link Partner Ability Register
6
Auto-Negotiation Expansion Registers
0
Control Register
1
Status Register
4
Auto-Negotiation Advertisement Register
5
Auto-Negotiation Link Partner Ability Register
6
Auto-Negotiation Expansion Registers
0
Control Register
1
Status Register
4
Auto-Negotiation Advertisement Register
5
Auto-Negotiation Link Partner Ability Register
6
Auto-Negotiation Expansion Registers
0
Control Register
1
Status Register
4
Auto-Negotiation Advertisement Register
5
Auto-Negotiation Link Partner Ability Register
6
Auto-Negotiation Expansion Registers
0
Control Register
1
Status Register
4
Auto-Negotiation Advertisement Register
5
Auto-Negotiation Link Partner Ability Register
6
Auto-Negotiation Expansion Registers
EEPROM Reg0
Need
0
16~22
Register for EEPROM
EEPROM Reg1
Need
1
16~31
Register for EEPROM
Pin Reg
Need
2
16
Register for some Pins
Pin & EEPROM Reg
Need
2
17
Register for some Pins and EEPROM
Port Control Reg
No
3
16
Register for Port Control
EEPROM Reg
Need
3
17~20
Register for EEPROM
RO: Read Only
RW: Read/Write
LL: Latch Low until clear
LH: Latch High until clear
SC: Self Clearing
Register Description
Port0 PHY Reg
No
0
Port1 PHY Reg
No
1
Port2 PHY Reg
No
2
Port3 PHY Reg
No
3
Port4 PHY Reg
No
4