- 您現在的位置：買賣IC網 > PDF目錄372129 > SCC68692E1F40 (NXP SEMICONDUCTORS) Dual asynchronous receiver/transmitter DUART PDF資料下載
參數資料
| 型號： | SCC68692E1F40 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Dual asynchronous receiver/transmitter DUART |
| 中文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP40 |
| 文件頁數： | 16/30頁 |
| 文件大小： | 193K |
| 代理商： | SCC68692E1F40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Philips Semiconductors
Product specification
SCC68692
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
16
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
1,200
1,050
2,400
4,800
7,200
9,600
38.4k
Timer
1,200
2,000
2,400
4,800
1,800
9,600
19.2k
Timer
IP4–16X
IP4–1X
IP4–16X
IP4–1X
NOTE:
The receiver clock is always a 16X clock except for CSRA[7:4] = 1111.
CSRA – Channel A Clock Select Register
CSRA[7:4] – Channel A Receiver Clock Select
This field selects the baud rate clock for the Channel A transmitter.
The field definition is shown in Table 3.
CSRA[3:0] – Channel A Transmitter Clock Select
This field selects the baud rate clock for the Channel A transmitter.
The field definition is as shown in Table 3, except as follows:
CSRA[3:0]
ACR[7] = 0
Baud Rate ACR[7] = 1
1110
1111
IP3–16X
IP3–1X
IP3–16X
IP3–1X
The transmitter clock is always a 16X clock except for CSRA[3:0] =
1111.
CSRB – Channel B Clock Select Register
CSRB[7:4] – Channel B Receiver Clock Select
This field selects the baud rate clock for the Channel B receiver.
The field definition is as shown in Table 3, except as follows:
CSRB[7:4]
ACR[7] = 0
Baud Rate ACR[7] = 1
1110
1111
IP2–16X
IP2–1X
IP2–16X
IP2–1X
The receiver clock is always a 16X clock except for CSRB[7:4] =
1111.
CSRB[3:0] – Channel B Transmitter Clock Select
This field selects the baud rate clock for the Channel B transmitter.
The field definition is as shown in Table 3, except as follows:
CSRB[3:0]
ACR[7] = 0
Baud Rate ACR[7] = 1
1110
1111
IP5–16X
IP5–1X
IP5–16X
IP5–1X
The transmitter clock is always a 16X clock except for CSRB[3:0] =
1111.
CRA – Channel A Command Register
CRA is a register used to supply commands to Channel A. Multiple
commands can be specified in a single write to CRA as long as the
commands are non-conflicting, e.g., the ‘enable transmitter’ and
‘reset transmitter’ commands cannot be specified in a single
command word.
NOTE:
Access to the upper four bits of the command register
should be separated by three (3) edges of the X1 clock.
CRA[7:4] – Miscellaneous Commands
The encoded value of this field may be used to specify a single
command as follows:
0000
No command.
0001
Reset MR pointer. Causes the Channel A MR pointer to point to MR1.
0010
Reset receiver. Resets the Channel A receiver as if a hardware reset had been ap-
plied. The receiver is disabled and the FIFO is flushed.
0011
Reset transmitter. Resets the Channel A transmitter as f a hardware reset had been
applied.
0100
Reset error status. Clears the Channel A Received Break, Parity Error, and Overrun
Error bits n the status register (SRA[7:4]). Used n character mode to clear OE status
(although RB, PE and FE bits will also be cleared) and n block mode to clear all error
status after a block of data has been received.
0101
Reset Channel A break change interrupt. Causes the Channel A break detect
change bit in the interrupt status register (ISR[2]) to be cleared to zero.
0110
Start break. Forces the TxDA output Low (spacing). If the transmitter is empty the
start of the break condition will be delayed up to two bit times. If the transmitter is
active the break begins when transmission of the character s completed. If a charac-
ter s n the THR, the start of the break will be delayed until that character, or any other
loaded subsequently are transmitted. The transmitter must be enabled for this com-
mand to be accepted.
0111
Stop break. The TxDA line will go High (marking) within two bit times. TxDA will re-
main High for one bit time before the next character, if any, is transmitted.
1000
Assert RTSN. Causes the RTSN output to be asserted (Low).
1001
Negate RTSN. Causes the RTSN output to be negated (High).
1010
Set Timeout Mode On. The receiver in this channel will restart the C/T as each re-
ceive character is transferred from the shift register to the RHR. The C/T is placed
in the counter mode, the START/STOP counter commands are disabled, the counter
is stopped, and the Counter Ready Bit, ISR[3], is reset.
1011
Not used.
1100
Disable Timeout Mode. This command returns control of the C/T to the regular
START/STOP counter commands. It does not stop the counter, or clear any pending
interrupts. After disabling the timeout mode, a ‘Stop Counter’ command should be
issued
1101
Not used.
1110
Power Down Mode On. In this mode, the DUART oscillator is stopped and all func-
tions requiring this clock are suspended. The execution of commands other than dis-
able power down mode (1111) requires a X1/CLK. While in the power down mode,
do not issue any commands to the CR except the disable power down mode com-
mand. It is recommended that the transmitter and receiver be disabled prior to plac-
ing the DUART into power down mode. This command is in CRA only. Design Note:
The part will not output DTACKN while in power down mode. Use automatic
DTACKN generation.
1111
Disable Power Down Mode. This command restarts the oscillator. After nvoking this
command, wait for the oscillator to start up before writing further commands to the
CR. This command is in CRA only.
CRA[3] – Disable Channel A Transmitter
This command terminates transmitter operation and reset the
TxDRY and TxEMT status bits. However, if a character is being
transmitted or if a character is in the THR when the transmitter is
disabled, the transmission of the character(s) is completed before
assuming the inactive state.
CRA[2] – Enable Channel A Transmitter
Enables operation of the Channel A transmitter. The TxRDY status
bit will be asserted.
CRA[1] – Disable Channel A Receiver
This command terminates operation of the receiver immediately – a
character being received will be lost. The command has no effect
on the receiver status bits or any other control registers. If the
special multidrop mode is programmed, the receiver operates even
if it is disabled. See Operation section.
CRA[0] – Enable Channel A Receiver
Enables operation of the Channel A receiver. If not in the special
wake up mode, this also forces the receiver into the search for start
bit state.
CRB – Channel B Command Register
CRB is a register used to supply commands to Channel B. Multiple
commands can be specified in a single write to CRB as long as the
commands are non-conflicting, e.g., the ‘enable transmitter’ and
‘reset transmitter’ commands cannot be specified in a single
command word.
相關PDF資料 |
PDF描述 |
|---|---|
| SCG002 | InGaP HBT Gain Block |
| SCG002_07 | InGaP HBT Gain Block |
| SCG002B-G | InGaP HBT Gain Block |
| SCG002B-PCB | InGaP HBT Gain Block |
| SCG015 | Watt, High Linearity InGaP HBT Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SCC68692E1N40 | 功能描述:UART 接口集成電路 5V IND. UART 2 CH. MOT INTERF. RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SCC68692E1N40,602 | 功能描述:UART 接口集成電路 5V IND. UART 2 CH. RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SCC7600003 | 制造商:Denon Electronics 功能描述:GRILL ASS'YSCC76 |
| SCC76BK003 | 制造商:Denon 功能描述:GRILLE ASSY, DENON |
| SCC9521002-01B | 制造商:AIMTEC 制造商全稱:AIMTEC 功能描述:Rad. Tolerant 8-bit ROMless Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。