參數(shù)資料
型號： SI3232PPT0-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 73/128頁
文件大?。?/td> 0K
描述： BOARD EVAL W/SI3200 INTERFACE
標準包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3232
已供物品： 板，CD
Si3232
Preliminary Rev. 0.96
49
Not
Recommended
fo
r N
ew
D
esi
gn
s
The resulting gain levels using the ARX stage are
summarized in Table 30. All settings assume an
external codec with 475
per leg of source impedance
driving the RX inputs differentially at VRXPa-VRXNa
(for channel a) or VRXPb-VRXNb (for channel b) to
achieve a 0 dBm0 TIP-RING audio output signal.
4.15. System Clock Generation
The Si3232 generates the necessary internal clock
frequencies from the PCLK input. PCLK must be
synchronous to the 8 kHz FSYNC clock and run at one
of the following rates: 256kHz, 512kHz, 786kHz,
1.024 MHz,
1.536 MHz,
1.544 MHz,
2.048 MHz,
4.096 MHz, or 8.192 MHz. The ratio of the PCLK rate to
the FSYNC rate is determined by a counter clocked by
PCLK. The 3-bit ratio information is automatically
transferred
into
an
internal
register,
PLL_MULT,
following a device reset. PLL_MULT is used to control
the internal PLL, which multiplies PCLK as needed to
generate the rate required to run the internal filters and
other circuitry.
The PLL clock synthesizer settles quickly after powerup
or update of the PLL-MULT register. The PLL lock
process begins immediately after the RESET pin is
pulled high and will take approximately 5 ms to achieve
lock after RESET is released with stable PCLK and
FSYNC. However, the settling time depends on the
PCLK frequency and can be predicted based on the
following equation:
tSETTLE =64 / fPCLK
Note: Therefore, the RESET pin must be held low during
powerup and should only be released when both PCLK
and FSYNC signals are known to be stable.
4.15.1. Interrupt Logic
The Si3232 is capable of generating interrupts for the
following events:
Loop current/ring ground detected.
Ground key detected.
Ring trip detected.
Power alarm.
Ringing active timer expired.
Ringing inactive timer expired.
Pulse metering active timer expired.
Pulse metering inactive timer expired.
RAM address access complete.
The interface to the interrupt logic consists of six
registers. Three interrupt status registers (IRQ0–IRQ3)
contain one bit for each of the above interrupt functions.
These bits are set when an interrupt is pending for the
associated resource. Three interrupt mask registers
(IRQEN1–IRQEN3) also contain one bit for each
interrupt function. In the case of the interrupt mask
registers, the bits are active high. Refer to the
appropriate functional description text for operational
details of the interrupt functions.
Figure 26. PLL Frequency Synthesizer
Table 30. ARX Attenuation Stage Settings
ARXMUTE
Setting
ARX[1:0]
Setting
Typical TX Path Gain
1
xx
Mute (no T-R output)
000
0 dB (G = 1)
0
01
–3.52 dB (G = 2/3)
0
10
–6.02 dB (G = 1/2)
0
11
Reserved. Do not use.
PFD
DIV M
PLL_MULT
VCO
÷2
RESET
28.672 MHz
PCLK
相關(guān)PDF資料
PDF描述
UPZW6101MHD CAP ALUM 100UF 420V 20% RADIAL
SI3232DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
UPZ2D391MHD CAP ALUM 390UF 200V 20% RADIAL
SI3230PPQX-EVB BOARD EVAL W/DISCRETE INTERFACE
M3UFK-1636R IDC CABLE - MKS16K/MC16M/MCF16K
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3232PPTX-EVB 功能描述:音頻 IC 開發(fā)工具 Si3232 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
SI3232-X-FQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
SI3232-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING
SI3233 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION
Si3233-C-FM 功能描述:射頻無線雜項 Single-Chan SLIC RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*