- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI5310-EVB (Silicon Laboratories Inc)BOARD EVALUATION FOR SI5310 PDF資料下載
參數(shù)資料
| 型號： | SI5310-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 4/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR SI5310 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 已用 IC / 零件： | SI5310 |
| 已供物品： | 板 |
| 其它名稱： | 336-1140 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
Si5310
12
Rev. 1.3
4. Functional Description
The Si5310 is an integrated clock multiplier and clock
regenerator device based on SIlicon Laboratories
DSPLL technology. The DSPLL phase locks to the
clock input signal (CLKIN) and generates a phase-
locked output clock (MULTOUT) at a multiple of the
input clock frequency. The DSPLL is also employed to
regenerate an output clock (CLKOUT) that is a jitter-
attenuated version of the input clock with clean rising
and falling edges.
The MULTOUT output is configured to operate in either
the 150–167 MHz or the 600–668 MHz frequency range
using the MULTSEL control input. A reference clock
input signal (REFCLK) is used by the DSPLL as a
reference for determination of the PLL lock status. For
convenience, REFCLK can be provided at any one of
five frequencies, each a multiple of the CLKIN
frequency. The REFCLK rate is automatically detected,
so no control inputs are needed for configuration. The
REFCLK input can be synchronous or asynchronous
with respect to the CLKIN input. The operating ranges
for the CLKIN, CLKOUT, MULTOUT, and REFCLK
signals are indicated in Table 9. Typical values for
several applications are presented in Table 10.
Table 9. CLKIN, CLKOUT, MULTOUT, REFCLK Operating Ranges
MULTSEL
CLKIN Range
(MHz)
REFCLK = 2n x CLKIN
±100 ppm
(See Note 1)
CLKOUT
MULTOUT
0
(MULTOUT = 600–668 MHz)
37.500–41.750
n = –2, –1, 0, 1, 2
1xCLKIN
16xCLKIN
75.000–83.500
n = –3, –2, –1, 0, 1
1xCLKIN
8xCLKIN
150.000–167.000
n = –4, –3, –2, –1, 0
1xCLKIN
4xCLKIN
300.000–334.000
n = –5, –4, –3, –2, –1
1xCLKIN
2xCLKIN
600.000–668.000
n = –6, –5, –4, –3, –2
See Note 2
1xCLKIN
1
(MULTOUT = 150–167 MHz)
9.375–10.438
n = 0, 1, 2, 3, 4
1xCLKIN
16xCLKIN
18.750–20.875
n = –1, 0, 1, 2, 3
1xCLKIN
8xCLKIN
37.500–41.750
n = –2, –1, 0, 1, 2
1xCLKIN
4xCLKIN
75.000–83.500
n = –3, –2, –1, 0, 1
1xCLKIN
2xCLKIN
150.000–167.000
n = –4, –3, –2, –1, 0
See Note 2
1xCLKIN
Note:
1. The REFCLK input can be set to any one of the five CLKIN multiples indicated. The REFCLK input can be
asynchronous to the CLKIN input, but must be within ±100 ppm of the stated CLKIN multiple.
2. The CLKOUT output is not valid for MULTOUT:CLKIN ratios of 1:1 (MULTOUT = 1 x CLKIN.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM06DRSH-S288 | CONN EDGECARD 12POS .156 EXTEND |
| RBM08DCCT-S189 | CONN EDGECARD 16POS R/A .156 SLD |
| RBM08DCBT-S189 | CONN EDGECARD 16POS R/A .156 SLD |
| RBM08DCAT-S189 | CONN EDGECARD 16POS R/A .156 SLD |
| GCM18DSEN-S13 | CONN EDGECARD 36POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5310-GM | 功能描述:鎖相環(huán) - PLL Clock Multiplier Regenerator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| SI5310-GMR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI5311 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PRECISION HIGH SPEED CLOCK MULTIPLIER/REGENERATOR IC |
| SI53112-A00AGM | 功能描述:IC BUFFER ZDB PCIE 1:12 64-QFN 制造商:silicon labs 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:Intel QPI，PCI Express（PCIe） 輸入:時鐘 輸出:HCSL 電路數(shù):1 比率 - 輸入:輸出:1：12 差分 - 輸入:輸出:是/是 頻率 - 最大值:133.33MHz 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-VFQFN 裸露焊盤 供應(yīng)商器件封裝:64-QFN（9x9） 標(biāo)準(zhǔn)包裝:260 |
| SI53112-EK | 功能描述:Si53112 - Timing, Clock Buffer Evaluation Board 制造商:silicon labs 系列:- 零件狀態(tài):有效 主要用途:計時，時鐘緩沖器 嵌入式:- 使用的 IC/零件:Si53112 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。