參數(shù)資料
型號: SMJ34020AHT
廠商: Texas Instruments, Inc.
英文描述: GRAPHICS SYSTEM PROCESSOR
中文描述: 圖形系統(tǒng)處理器
文件頁數(shù): 82/92頁
文件大?。?/td> 1458K
代理商: SMJ34020AHT
SMJ34020A
GRAPHICS SYSTEMPROCESSOR
SGUS011B – APRIL 1991 – REVISED AUGUST 1995
82
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
The refresh pseudo-address present on LAD0–LAD31 is the output from the 16-bit refresh address
register([IO] register located at C000 01F0h) on LAD16–LAD31. LAD0–LAD3 have the refresh status code
(status code = 0011), and LAD4–LAD15 are held low.
CBR refresh: RAS and CAS0–CAS3 (see Note 4 and Figure 42)
NO.
’34020A-32
MIN
’34020A-40
MIN
UNIT
MAX
MAX
76
td(CK1L-REL)
Delay time, RAS low after LCLK1 no
longer high
tQ+12 + s
tQ+10 + s
ns
77
td(CK1L-REH)
Delay time, RAS high after LCLK1 no
longer high
tQ+12
tQ+10
ns
78
td(CK1H-CEL)
Delay time, CAS low after LCLK1 no
longer low
tQ+12
tQ+10
ns
79
td(CK1L-CEH)
Delay time, CAS high after LCLK1 no
longer high
tQ+12
tQ+10
ns
102
td(REL-CEH)
Delay time, RAS low to CAS no longer
low
4tQ–12 + s
4tQ – 4+ s
ns
103
td(CEL-REL)
Delay time, CAS low to RAS no longer
high
2tQ–15
2tQ – 13.5
ns
104
td(REH-CEL)
Delay time, RAS high to CAS no longer
high
2tQ–15 + s
2tQ –13.5+ s
ns
NOTE 4: s= tQ if using the clock stretch;
s= 0 otherwise
相關PDF資料
PDF描述
SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ4256FV 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ4256JD 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY
SMJ44400 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY
SMJ44400HR 1M x 4 DRAM DYNAMIC RANDOM-ACCESS MEMORY
相關代理商/技術參數(shù)
參數(shù)描述
SMJ34020AHTM32 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR
SMJ34020AHTM40 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR
SMJ34020HTM28 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
SMJ34061GB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller
SMJ34061GBS 制造商:Rochester Electronics LLC 功能描述:- Bulk