MPC5604P Microcontroller Data Sheet, Rev. 8
Freescale
73
R
SW110 — D Internal resistance of analog
source
VDD_HV_ADC =
5 V ± 10%
——
0.6
k
VDD_HV_ADC =
3.3 V ± 10%
——
3
k
R
AD10 — D Internal resistance of analog
source
——
—
2
k
IINJ
— T Input current injection
Current injection on
one ADC input,
different from the
converted one.
Remains within TUE
spec.
–5
—
5
mA
INL
CC P Integral non-linearity
No overload
–1.5
—
1.5
LSB
DNL
CC P Differential non-linearity
No overload
–1.0
—
1.0
LSB
OSE
CC T Offset error
—
±1
—
LSB
GE
CC T Gain error
—
±1
—
LSB
TUE
CC P Total unadjusted error without
current injection
—–2.5
—
2.5
LSB
TUE
CC T Total unadjusted error with
current injection
—–3
—
3
LSB
1 VDD = 3.3 V to 3.6 V / 4.5 V to 5.5 V, TA = –40 °C to TA MAX, unless otherwise specified and analog input voltage
from VSS_HV_ADCx to VDD_HV_ADCx.
2 VAINx may exceed VSS_HV_AD and VDD_HV_AD limits, remaining on absolute maximum ratings, but the results of the
conversion will be clamped respectively to 0x000 or 0x3FF.
3 Not allowed to refer this voltage to VDD_HV_ADV1, VSS_HV_ADV1
4 Not allowed to refer this voltage to VDD_HV_ADV0, VSS_HV_ADV0
5 AD_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.
6 When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which precision is lost.
7 During the sample time the input capacitance CS can be charged/discharged by the external source. The internal
resistance of the analog source must allow the capacitance to reach its final voltage level within tADC_S. After the
end of the sample time tADC_S, changes of the analog input voltage have no effect on the conversion result. Values
for the sample clock tADC_S depend on programming.
8 This parameter includes the sample time tADC_S.
9 20 MHz ADC clock. Specific prescaler is programmed on MC_PLL_CLK to provide 20 MHz clock to the ADC.
Table 31. ADC conversion characteristics (continued)
Symbol
C
Parameter
Conditions1
Value
Unit
Min
Typ
Max