- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9613 > SPL505YC256BTT (Silicon Laboratories Inc)IC CLOCK CK505 BEARLAKE 56TSSOP PDF資料下載
參數(shù)資料
| 型號： | SPL505YC256BTT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 21/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK CK505 BEARLAKE 56TSSOP |
| 標準包裝： | 2,000 |
| 類型： | 時鐘/頻率發(fā)生器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | Intel CPU，PCI Express（PCIe） |
| 輸入： | 晶體 |
| 輸出： | LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:22 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 400MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁
SPL505YC25
......................Document #: 001-03543 Rev *E Page 3 of 27
30
SRC5/CPU_STOP#
I/O,
Dif
3.3V tolerant input for stopping CPU outputs/100 MHz Differential serial
reference clocks.
31
VDD_SRC
PWR
3.3V Power supply for SRC PLL.
32
SRC6#
O, DIF 100 MHz Differential serial reference clocks.
33
SRC6
O, DIF 100 MHz Differential serial reference clocks.
34
VSS_SRC
GND
Ground for outputs.
35
SRC7#/OE#_6
I/O,
Dif
100 MHz Differential serial reference clocks/3.3V OE#6 Input controlling
SRC6. Default SRC7.
36
SRC7/OE#_8
I/O,
Dif
100 MHz Differential serial reference clocks/3.3V OE#8 Input controlling
SRC8. Default SRC7.
37
VDD_SRC_IO
PWR
0.7V power supply for SRC outputs.
38
SRC8#/CPUT2_ITP#
O, DIF Selectable differential CPU or SRC clock output. ITP_EN = 0 @ CK_PWRGD
assertion = SRC8
ITP_EN = 1 @ CK_PWRGD assertion = CPU2
Note: CPU2 is an iAMT clock in iAMT mode depending on the configuration set in Byte
11 Bit3:2.
39
SRC8/CPUC2_ITP
O, DIF Selectable differential CPU or SRC clock output. ITP_EN = 0 @ CK_PWRGD
assertion = SRC8
ITP_EN = 1 @ CK_PWRGD assertion = CPU2
Note: CPU2 is an iAMT clock in iAMT mode depending on the configuration set in Byte
11 Bit3:2.
40
IO_VOUT
O
Integrated Linear Regulator Control.
41
VDD_CPU_IO
PWR
0.7V Power supply for CPU outputs.
42
CPU1#
O, DIF Differential CPU clock outputs. Note: CPU1 is an iAMT clock in iAMT mode
depending on the configuration set in Byte 11 Bit3:2.
43
CPU1
O, DIF Differential CPU clock outputs. Note: CPU1 is an iAMT clock in iAMT mode
depending on the configuration set in Byte 11 Bit3:2.
44
VSS_CPU
GND
Ground for outputs.
45
CPU0#
O, DIF Differential CPU clock outputs.
46
CPU0
O, DIF Differential CPU clock outputs.
47
VDD_CPU
PWR
3.3V Power supply for CPU PLL.
48
CK_PWRGD/PWRDWN#
I
3.3V LVTTL input. This pin is a level sensitive strobe used to latch the FS_A,
FS_B, FS_C, FS_D, SRC5_SEL, and ITP_EN.
After CK_PWRGD (active HIGH) assertion, this pin becomes a real-time input
for asserting power down (active LOW).
49
FSB/TEST_MODE
I
3.3V tolerant input for CPU frequency selection.
Selects Ref/N or Tri-state when in test mode
0 = Tri-state, 1 = Ref/N.
Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifica-
tions.
50
VSS_REF
GND
Ground for outputs.
51
XOUT
O, SE 14.318 MHz Crystal output.
52
XIN
I
14.318 MHz Crystal input.
53
VDD_REF
PWR
3.3V Power supply for outputs and also maintains SMBUS registers during
power-down.
54
REF0/FSC/TEST_SEL
I/O
3.3V tolerant input for CPU frequency selection/fixed 14.318 clock output.
Selects test mode if pulled to VIHFS_C when CK_PWRGD is asserted HIGH.
Refer to DC Electrical Specifications table for VILFS_C, VIMFS_C, VIHFS_C speci-
fications.
55
SMB_DATA
I/O
SMBus compatible SDATA.
56
SMB_CLK
I
SMBus compatible SCLOCK.
Pin Definitions (continued)
Pin No.
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J6V-MW-B1 | CONVERTER MOD DC/DC 5.8V 100W |
| ICL3221CV-T | IC TXRX SGL RS232 3-5.5V 16TSSOP |
| MS3102R14S-11S | CONN RCPT 4POS BOX MNT W/SCKT |
| VI-J40-MW-B1 | CONVERTER MOD DC/DC 5V 100W |
| ICL3221CV | IC TXRX SGL RS232 3-5.5V 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPL505YC264BT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SPL505YC264BTT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 CK505 v0.85 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SPL5100PT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SPL520LLPT | 制造商:CHENMKO 制造商全稱:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER RECTIFIER |
| SPL53-1024 | 制造商:Power-One 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。