- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385870 > ST6228CN3 (意法半導(dǎo)體) CB 5C 5#16S PIN RECP WALL PDF資料下載
參數(shù)資料
| 型號： | ST6228CN3 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CB 5C 5#16S PIN RECP WALL |
| 中文描述： | 8位單片機(jī)與微控制器/ D轉(zhuǎn)換器，自動重加載定時器，UART的秘書長辦公室，安全復(fù)位和28引腳封裝 |
| 文件頁數(shù)： | 56/84頁 |
| 文件大?。?/td> | 561K |
| 代理商： | ST6228CN3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
56/84
56
ST62T28C/E28C
4.6 SERIAL PERIPHERAL INTERFACE (SPI)
The on-chip SPI is an optimized serial synchro-
nous interfacethat supports a widerange of indus-
try standard SPI specifications. The on-chip SPI is
controlled by small and simple user software to
perform serial data exchange. The serial shift
clock can be implemented either by software (us-
ing the bit-set and bit-reset instructions), with the
on-chip Timer 1 by externally connecting the SPI
clock pin to the timer pin or by directly applying an
external clock to the Scl line.
The peripheral is composed by an 8-bit Data/shift
Register and a 4-bit binary counter while the Sin
pin is the serial shift input and Sout is the serial
shift output. These two lines can be tied together
to implement two wires protocols (I C-bus, etc).
When data is serialized, the MSB is thefirst bit. Sin
has to be programmed as input. For serial output
operation Sout has to be programmed as open-
drain output.
The SCL,Sin and Sout SPI clock and data signals
are connected to 3 I/O lines on the same external
pins. Withthese 3 lines, theSPI can operate in the
following operating modes: Software SPI, S-BUS,
I C-bus and as a standard serial I/O (clock, data,
enable). An interrupt request can be generated af-
ter eight clock pulses. Figure 34 shows the SPI
block diagram.
The SCL line clocks, on the falling edge, the shift
register and the counter. To allow SPI operation in
slave mode, the SCL pin must be programmed as
input and an external clock must be supplied to
this pin to drive the SPI peripheral.
WARNING
: In all cases, in both slave and master
mode, the SCL pin must always be configured as
input (Reset state).
In master mode, the SCL signal must be generat-
ed by software and output on another free I/O port
pin which must beconnected externally to the SCL
input pin.
Figure 34. SPI Block Diagram
Set Res
CLK
RESET
4-Bit Counter
(Q4=High after Clock8)
Data Reg
Direction
I/O Port
8-Bit Data
Shift Register
Reset
Load
DOUT
Output
Enable
8-Bit Tristate Data I/O
RESET
I/O Port
I/O Port
CP
CP
DIN
D0............................D7
to Processor Data Bus
Q4
Q4
OPR Reg.
DIN
SCL
Sin
Sout
SPI Interrupt Disable Register
SPI Data Register
Data Reg
Direction
Data Reg
Direction
DOUT
Write
Read
M0
1
Interrupt
VR01504
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST6228CN6 | ER 5C 5#16S PIN RECP WALL |
| ST6391 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6392B1 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6393B1 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
| ST6395B1 | 8-BIT HCMOS MCUs FOR TV FREQUENCY SYNTHESIS WITH OSD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST6228CN3/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6228CN6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 28-PIN PACKAGE |
| ST6228CN6/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST622X | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8/16-Bit Micros |
| ST622XC-KIT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STARTER KIT DATASHEET FOR ST620X. ST621X AND ST622X |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。