- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98145 > ST72774S9T1/XXX (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST72774S9T1/XXX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁(yè)數(shù)： | 8/144頁(yè) |
| 文件大?。?/td> | 1280K |
| 代理商： | ST72774S9T1/XXX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
ST72774/ST727754/ST72734
105/144
DDC INTERFACE (Cont’d)
s
Write Operation
Once the DDC1/2B Interface has acknowledged a
write transfer request, i.e. a Device Address with
RW=0, it waits for a data address. When the latter
is received, it is acknowledged and loaded into the
ALR.
Then, the master may send any number of data
bytes that are all acknowledged by the DDC1/2B
Interface. The data bytes are written in RAM if the
WP bit=0 in the DCR register, otherwise the RAM
location is not modified.
In any case, all write operations are performed
in RAM and therefore do not delay DDC
transfers,
although
concurrent
software
execution is halted for 2 cycles.
After each byte is transferred, the internal address
counter is automatically incremented.
If the counter is pointing to the top of the structure,
it rolls over to the bottom since the incrementation
is performed only on the 7 or 8 LSB’s of the pointer
depending on the selected data structure size. In
other words, ALR rolls over from FFh to 00h for
Device
Addresses
A2h/A3h
and
A6h/A7h.
Otherwise, it rolls over from 7Fh to 00h or from FFh
to 80h depending on the MSB of the last data
address received.
Then after that last byte has been effectively
written in RAM, the EDF flag is set and an interrupt
is generated if EDE is set.
The
transfer
is
terminated
by
the
master
generating a STOP condition.
Figure 65. Write sequence
s
Read Operations
All read operations consist of retrieving the data
pointed to by an internal address counter which is
initialized by a dummy write and incremented by
any read. The DDC1/2B Interface always waits for
an acknowledge during the 9th bit-time. If the
master does not pull the SDA line low during this
bit-time, the DDC1/2B Interface ends the transfer
and switches to a stand-by state.
– Current address read: After generating a
START condition the master sends a read device
address (RW = 1). The DDC1/2B Interface ac-
knowledges this and outputs the data byte point-
ed to by the internal address pointer which is
subsequently incremented. The master must
NOT acknowledge this byte and must terminate
the transfer with a STOP condition.
– Random address read: The master performs a
dummy write to load the data address into the
ALR. Then the master sends a RESTART condi-
tion followed by a read Device Address (RW=1).
– Sequential address read: This mode is similar
to the current and random address reads, except
that the master DOES acknowledge the data
byte for the DDC1/2B Interface to output the next
byte in sequence. To terminate the read opera-
tion the master must NOT acknowledge the last
data byte and must generate a STOP condition.
The data output are from consecutive memory
addresses. The internal address counter is incre-
mented automatically after each byte. If the
counter is pointing to the top of the structure, it
rolls over to the bottom since the incrementation
is performed only on the 7 or 8 LSB’s of the
counter depending on the selected data structure
size.
STAR
T
R/W
AC
K
DATA ADDR.
DATA IN 1
DATA IN 2
AC
K
AC
K
DATA IN n
AC
K
STOP
AC
K
DEV ADDR
SDA
XXXXh
ADDR
ADDR + n -1
Addr.
Pointer
ADDR + 1
ADDR + n
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
| ST72C171K2B6 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
| ST727X4-EPB/US | 制造商:STMicroelectronics 功能描述:PROGRAMMER - Bulk |
| ST-7-28 | 功能描述:XFRMR PWR 115V 14VAC 2.6A RoHS:是 類別:變壓器 >> 功率 系列:ST 標(biāo)準(zhǔn)包裝:1 系列:260 類型:標(biāo)準(zhǔn) 最大功率:65 VA 主線圈:雙 副線圈:三路，中心抽頭 在某電流時(shí)的串聯(lián)輸出電壓:500 VAC @ 85mA，5 VAC @ 2A，6.3 VAC @ 2A 在某電流時(shí)的并聯(lián)輸出電壓:- 安裝類型:底座安裝 尺寸/尺寸:102.36mm L x 67.31mm W 高度 - 座高（最大）:66.80mm 端接類型:導(dǎo)線引線 |
| ST7-28 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長(zhǎng)度:2.5 in 寬度:2 in 高度:1.062 in |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。