參數(shù)資料
型號(hào)： ST72E85A5G0
廠商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80
封裝： WINDOWED, CERAMIC, QFP- 80
文件頁(yè)數(shù)： 64/117頁(yè)
文件大?。?/td> 748K
代理商： ST72E85A5G0
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
50/117
ST7285C
SERIAL PERIPHERAL INTERFACE(Cont’d)
4.4.7 Serial Peripheral Control Register (SPCR)
Address: see Memory Map
—
Read/Write
Reset Value: 0Xh
The Serial Peripheral Control Register bits are de-
fined as follows.
Bit-7 = SPIE
Serial Peripheral Interrupt Enable
When the Serial Peripheral Interrupts Enable bit is
set a processor interrupt can occur. This forces the
proper vector to be loaded into the program coun-
ter if the Serial Peripheral Status Register flag bit
(SPIF) and /or MODF are set. SPIE does not inhib-
it the setting of a status bit. The SPIE bit is cleared
on Reset.
Bit-6 = SPE
Serial Peripheral output Enalble
When the Serial Peripheral Output Enable Control
bit is set, all output drive is applied to the external
pins and the system is enabled. When the SPE bit
is set, it enables the SPI system by connecting it to
the external pins thus allowing it to interface with
the external SPI bus. The pins that are defined as
outputs depend on which mode (Master or Slave)
the device is in. Because the SPE bit is cleared on
Reset, the SPI system is not connected to the ex-
ternal pins on Reset.
Bit-4 = MSTR Master
The Master bit determines whether the device is a
Master or a Slave. If the MSTR bit is reset it indi-
cates a Slave device, whent it is set it indicates a
Master device. If the Master mode is selected, the
function of the SCK pin changes from an input to
an output and the function of the MISO and MOSI
pins are reversed. This allows the user to wire de-
vice pins MISO to MOSI, and MOSI to MOSI, and
SCK to SCK without incident. The MSTR bit is
cleared on Reset: thus the device is always set in
Slave mode during Reset.
Bit-3 = CPOL
Clock POLarity
The Clock POLarity bit controls the normal or
steady state value of the clock when no data is be-
ing transferred. The CPOL bit affects both the
Master and Slave modes. It must be used in con-
junction with the Clock PHAse control bit (CPHA)
to produce the wanted clock-data relationship be-
tween a Master and a Slave device. When the
CP0L bit is reset, it produces a steady-state logic
low value on the SCK pin of the Master device. If
the CPOL bit is set, a logic high level is present on
the SCK pin of the Master device when data is not
being transferred. The CPOL bit is not affected by
Reset.
Bit-2 = CPHA Clock PHAse
The Clock PHAse bit controls the relationship be-
tween the data on the MISO and MOSI pins and
the clock produced or received at the SCK pin.
This control has effect in both the Master or Slave
modes. It must be used in conjunction with the
Clock Polarity control bit (CPOL) to produce the
wanted clock-data relationship. In general the
CPHA bit selects the clock edge which captures
data and allows it to change states. It has its great-
est impact on the first bit transmitted (MSB) in that
it does or does not allow a clock transition before
the first data capture edge. The CPHA bit is not af-
fected by Reset.
Bit-1 = SPR1 Serial Peripheral Rate bit 1
Bit-0 = SPR0 Serial Peripheral Rate bit 0
These two Serial Peripheral Rate bits select one of
four baud rates to be used for SCK when the de-
vice is a Master. However, these two bits have no
effect in Slave mode. The Slave device is capable
of shifting data in and out at a maximum rate which
is equal to the CPU clock. A rate table is given be-
low for SCK in Master mode. The SPR1 and SPR0
bits are not affected by Reset.
70
SPIE
SPE
-
MSTR
CPOL
CPHA
SPR1
SPR0
SPR1
SPR0
Internal Processor
Clock Division factor
00
2
01
4
10
16
11
32
相關(guān)PDF資料
PDF描述
ST72F321J9T7 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J7T3 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J7T1 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F321J9T5 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
ST72F324BJ6B6 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72F260G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F260G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI/I2C/SCI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F260G1M6/TR 功能描述:8位微控制器 -MCU 8B MCU FLASH OR ROM MEMORY RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F262G1B5 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72F262G1B6 功能描述:8位微控制器 -MCU 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*