- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371180 > T8533 T8533/34 Quad Programmable Line Card Signal Processor PDF資料下載
參數(shù)資料
| 型號： | T8533 |
| 英文描述： | T8533/34 Quad Programmable Line Card Signal Processor |
| 中文描述： | T8533/34四線卡可編程信號處理器 |
| 文件頁數(shù)： | 10/48頁 |
| 文件大?。?/td> | 890K |
| 代理商： | T8533 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Preliminary Data Sheet
July 2001
Signal Processor
T8533/34 Quad Programmable Line Card
10
Agere Systems Inc.
Pin Information
(continued)
Table 6. Pin Assignments, 64-Pin TQFP, Common Functions
Pin
1
2
3
4
5
Name
FILTV
PVCOIN
PVCO
PLLT
SGND
Type
PWR
—
—
—
GND
Name/Description
Frequency Synthesizer Power (5 V).
This pin must be tied to V
DD
.
Internal Test Point.
Do not connect to this pin.
Internal Test Point.
Do not connect to this pin.
Internal
Test Point.
Do not connect to this pin.
Synthesizer Ground.
Connect to DGND. A common AGND, DGND, SGND
plane is highly recommended.
Digital Ground.
Logic ground and return for logic power supply. A common
AGND, DGND, SGND plane is highly recommended.
Digital Power Supply (5 V).
PCM Frame Strobe Input.
This 8 kHz clock must be derived from the same
source as BCLK. See the Clocking Considerations section.
PCM Clock Input.
This pin is used to develop internal clocks for certain clock
rates. See the Clocking Considerations section.
PCM Bus Output Pin.
This is a 3-state output.
PCM Bus Input Pin.
Power-On Reset.
A low causes a reset of the entire chip. This pin may be
connected to DGND with a 0.1
μ
F capacitor for a power-on reset function, or
it may be driven by external logic. This pin has an internal pull-up.
1.024 MHz Master Clock Input.
Internal timing is derived from this clock
input for certain PCM bus rates. See the Clocking Considerations section.
When unused, this pin may be left open. This pin has an internal pull-up.
Serial Data Output.
This is a 3-state output.
Serial Data Input.
Serial Data Clock Input.
Chip Select Input.
This pin determines the interval that the serial interface is
active.
Serial Interface Select.
Leaving this pin open places the serial interface in
the normal mode; grounding it places the interface into the byte-by-byte
mode. This pin has an internal pull-up.
14, 35, 47, 56
DGND
GND
18, 30, 44, 54
45
V
DD
FS
PWR
I
46
BCLK
I
48
49
53
DX
DR
RST
O
I
I
55
MCLK
I
57
58
59
60
DO
DI
DCLK
CS
O
I
I
I
61
INTS
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8534 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | T8535B/T8536B Quad Programmable Codec |
| T8536B | T8535B/T8536B Quad Programmable Codec |
| T8538B | T8538B Quad Programmable Codec |
| T923CFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8534 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
| T8536B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。