參數(shù)資料
型號: THS8083APZP
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: GREEN, PLASTIC, HTQFP-100
文件頁數(shù): 20/63頁
文件大?。?/td> 320K
代理商: THS8083APZP
314
3.11.13 Register Name: VS_WIDTH
Subaddress: 0C (R/W)
VS_WIDTH7
MSB
LSB
VS_WIDTH6
VS_WIDTH5
VS_WIDTH4
VS_WIDTH3
VS_WIDTH2
VS_WIDTH1
VS_WIDTH0
VS_WIDTH[7..0]:
Sets the width in lines for VS detection. If the width of the incoming VS is less than this number, it is ignored.
The width in lines of an incoming VS is incremented each time a valid HS is detected during a VS active.
Therefore, the programmed width is the minimum number of horizontal syncs spanned by the active
duration of VS.
Default: 0x00
3.11.14 Register Name: SYNC_CTRL
Subaddress: 0D (R/W)
X
HS_POL
MSB
LSB
HS_MS
VS_POL
VS_MS
HS_POL:
Controls the polarity of the incoming HS
0 = positive polarity (default)
1 = negative polarity
HS_MS:
Controls the mux selection for activating the noise filter on incoming HS
0 = noise filter disabled (default)
1 = noise filter enabled
VS_POL:
Controls the polarity of the incoming VS
0 = positive polarity (default)
1 = negative polarity
VS_MS:
Controls the mux selection for activating the noise filter on incoming VS
0 = noise filter disabled (default)
1 = noise filter enabled
3.11.15 Register Name: LD_THRES
Subaddress: 0E (R/W)
LD_THRES7
MSB
LSB
LD_THRES6
LD_THRES5
LD_THRES4
LD_THRES3
LD_THRES2
LD_THRES1
LD_THRES0
LD_THRES[7..0]:
Sets hysteresis for PLL lock-detection output.
An internal counter counts the number of subsequent lines onto which lock is found, as follows: for each line
(HS) on which the PFD finds that the PLL is locked, the counter is incremented by 1. The counter clips at 255
maximum. For each line (HS) that the PLL is not locked to, the counter is decremented by 8. This counter
starts from 0.
Lock is signaled externally (via the LOCK_DETECT output) when this internal counter holds a value higher
than <LD_THRESHOLD>. Unlock is signaled externally when this internal counter holds a value less than
or equal to <LD_THRESHOLD>. So, a value of 255 will never assert the lock signal, although the PLL might
be locked internally.
NOTE: the higher this value is set, the more critical the PFD will be to signal lock. Therefore, this value must
be lower for high jitter HS inputs than for high quality sources.
Default: 0x10 = 16
相關(guān)PDF資料
PDF描述
THS8083APZPG4 SPECIALTY CONSUMER CIRCUIT, PQFP100
THS8083CPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8083APZP 制造商:Texas Instruments 功能描述:8BIT ADC 80MSPS TRIPLE SMD 8083
THS8083APZPG4 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8B 95MSPS 3.3V Vid & Graphics Dig RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
THS8083CPZP 制造商:Rochester Electronics LLC 功能描述:- Bulk
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL