參數(shù)資料
型號(hào)： THS8083CPZP
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝： POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100
文件頁(yè)數(shù)： 22/61頁(yè)
文件大?。?/td> 266K
代理商： THS8083CPZP
3–5
3.2
Register Description
Register values after reset/at power up/after power down mode: The default value with each register shows the
startup condition after general chip reset. The register state after power up is undefined i.e., the device requires a
reset after power up (RESET low) to put all registers in their default states. The value of these registers is preserved
in all power-down modes (i.e. after power down the register values are identical as when entering power down); they
do not return to their default values under this condition. In order for the device to reset correctly, a master clock signal
needs to be applied during reset from either a clock signal on XTL1–MCLK or a crystal connected between
XTL1–MCLK and XTL2. The reset signal needs to be at least 5 clock cycles wide.
Default values: The default values for this device are set for XGA@78.75 MHz.
3.2.1
Register Name: TERM_CNT_0
Subaddress: 00 (R/W)
TERM_CNT7
TERM_CNT6
TERM_CNT5
TERM_CNT4
TERM_CNT3
TERM_CNT2
TERM_CNT1
TERM_CNT0
MSB
LSB
TERM_CNT[7..0]:
TERM_CNT[11..0] sets the number of pixels per line. Controls the digital PLL feedback divider.
Default: 0x20
3.2.2
Register Name: TERM_CNT_1
Subaddress: 01 (R/W)
X
TERM_CNT11
TERM_CNT10
TERM_CNT9
TERM_CNT8
MSB
LSB
TERM_CNT[11..8]:
See register TERM_CNT_0.
Default: 0x5
Default TERM_CNT: 0x520 = 1312 pixels/line (XGA@75 Hz)
3.2.3
Register Name: NOM_INC_0
Subaddress: 02 (R/W)
NOM_INC7
NOM_INC6
NOM_INC5
NOM_INC4
NOM_INC3
NOM_INC2
NOM_INC1
NOM_INC0
MSB
LSB
NOM_INC[7..0]:
NOM_INC[32..27]: integer part of DTO increment value
NOM_INC[26..0] : fractional part of DTO increment value
[See appendix A for how to calculate the increment]
Default: 0x45
3.2.4
Register Name: NOM_INC_1
Subaddress: 03 (R/W)
NOM_INC15
NOM_INC14
NOM_INC13
NOM_INC12
NOM_INC11
NOM_INC10
NOM_INC9
NOM_INC8
MSB
LSB
NOM_INC[15..8]:
See register NOM_INC_0.
Default: 0xF6
相關(guān)PDF資料
PDF描述
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133CPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8134BCPHP PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*