- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8083CPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | THS8083CPZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 33/61頁 |
| 文件大小： | 266K |
| 代理商： | THS8083CPZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
3–15
PWDN_REF
Powers down internal top and bottom references for all channels (VREFT / VREFB). If powered down,
enables user to supply external VREFT / VREFB references on corresponding pins.
0 = active (default)
1 = powered down
PWDN_BGAP
Powers down bandgap reference. If powered down, enables user to supply external VMID (input common
mode voltage) on corresponding pin.
0 = active (default)
1 = powered down
DTO_DIS
Disables the DTO. Can be disabled when an external clock (EXT_ADCCLK) is used and the user does not
intend to use the PLL output on DTOCLK3. When the PLL is active, it can be used as the clock source for the
ADC channels or the ADC’s can still run from EXT_ADCCLK depending on the SEL_ADCCLK register
setting. Note that when the DTO is enabled and the device is configured to use an external clock, the DTO
clock is still available on the DTOCLK3 pin so it can be used as a general-purpose clock synthesizer for other
parts in the system, possibly the display clock if this is different from the input pixel clock.
Since the DTO is also used for internal clock generation, power should always be supplied to the PLL supply
pins, even when the ADC sampling clock is fed from EXT_ADCCLK and DTO_DIS is active.
0 = active (default)
1 = powered down
3.2.44 Register Name: AUX_CTRL
Subaddress: 31 (R/W)
X
MSB
LSB
X
CS_DIS
TEST2
TEST1
TEST0
TACT
CS_DIS
Enables/disables the composite sync output on terminal CS/TEST1. The state of the CS output is also
dependent on the clamp range (see section Composite Sync Slicer in functional description).
0 = enabled (default)
1 = disabled
TEST[2..0]
TACT
This is for TI factory testing only and should not be changed from its default all 0 value.
3.2.45 Register Name: CH1_RDBK
Subaddress: 32 (R)
CH1_RDBK7
MSB
LSB
CH1_RDBK6
CH1_RDBK5
CH1_RDBK4
CH1_RDBK3
CH1_RDBK2
CH1_RDBK1
CH1_RDBK0
CH1_RDBK[7..0]:
Readback register of ADC Channel 1
Default: (changed during operation)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHPG4 | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133CPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8134BCPHP | PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8083EVM | 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk |
| THS8083T | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
| THS8133_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。