參數(shù)資料
型號(hào)： THS8083CPZP
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝： POWER, THERMALLY ENHANCED, PLASTIC, TQFP-100
文件頁(yè)數(shù)： 9/61頁(yè)
文件大?。?/td> 266K
代理商： THS8083CPZP
2–3
Ext. Logic
PFD_FREEZE
CS
THS8083
HS
Frame Period
PFD_FREEZE High in VBI on Lines Where CS
Has Multiple Rising/Falling Edges Per Line
Option 1: Using PFD_FREEZE
Sync.
Separator
CS
THS8083
HS
Option 2: Using HS Derived From CS
PFD_FREEZE
VS
Figure 2–4. Using THS8083 With a Composite Sync
Note that the slicer will only work when no video levels are lower than the blanking level and when the internal clamp
circuit is used. This is normally satisfied for G and Y channels, but not for U and V channels. To prevent unnecessary
toggling of the CS output signal, the CS output is switched off automatically when mid-level clamping is chosen for
channel 1 (i.e., CLP1_RG=1 in register <CLP_CTRL>). CS can be permanently disabled by setting CS_DIS=1 in
register <AUX_CTRL>.
When CS is disabled, the CS output will be Hi-Z.
NOTE:
While PFD_FREEZE keeps the DTO output frequency constant, it does not disable the
phase/frequency detector (PFD) from internally updating its error value at every active edge
on HS. Therefore, when deasserting PFD_FREEZE and no external sync separator is used,
a discontinuity on the frequency increment to the DTO occurs which will cause an
instantaneous frequency shift. To prevent this, the user should gate the CS signal externally
with the PFD_FREEZE signal as shown in Figure 2.4. This will keep the PFD from updating
during PFD_FREEZE high, since HS will remain low during the VBI. By using both
PFD_FREEZE and gating during the vertical blanking interval, THS8083 can be locked to
signals with a composite sync.
To support sync-on-Y/sync-on-G extraction, the user should provide an external dc biasing to
the Y/G channel. This can be done by establishing a dc clamp through a diode with its cathode
connected to the ac-coupling capacitor (at the side of THS8083) on the AGY channel and
anode connected to a dc level. Since the slicing level is around 1.35 V and the sync amplitude
is ~300 mV, the negative sync-tip should be clamped by the diode to a level of approximately
1.2 V. For example, using a Schottky switching diode (type 1N5711) with a low forward voltage
drop of maximum 0.4 V, the dc level at the anode can be approximately 1.6 V. This level can
be derived through a resistive voltage divider off the power supply.
相關(guān)PDF資料
PDF描述
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133CPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8134BCPHP PARALLEL, 8 BITS INPUT LOADING, 0.005 us SETTLING TIME, 8-BIT DAC, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
THS8-10R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8133 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
THS8133_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*