- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TLV320AIC21I (Texas Instruments, Inc.) Layout and Grounding Guidelines for TLV320AIC2x PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC21I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Layout and Grounding Guidelines for TLV320AIC2x |
| 中文描述： | 為TLV320AIC2x布局和接地指南 |
| 文件頁數(shù)： | 19/46頁 |
| 文件大?。?/td> | 452K |
| 代理商： | TLV320AIC21I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS428 AUGUST 2004
www.ti.com
19
The ’DAC26 also includes functionality to detect when the user switches are on or off the de-emphasis or digital audio
processing functions, to first (1) soft-mute the DAC volume control, (2) change the operation of the digital effects
processing, and (3) soft-unmute the part. This avoids any possible pop/clicks in the audio output due to instantaneous
changes in the filtering. A similar algorithm is used when first powering up or down the DAC. The circuit begins operation
at power up with the volume control muted, then soft-steps it up to the desired volume level. At power down, the logic first
soft-steps the volume down to a mute level, then powers down the circuitry.
DAC Power Down
The DAC power-down flag ( D6 of REG05H/Page2) along with D10 of REG05H/Page2 denotes the power-down status
of the DAC according to Table 1.
Table 1. DAC Powerdown Status
[D10,D6]
[0,0]
POWERUP / DOWN STATE OF DAC
DAC is in stable power-up state
DAC is in the process of powering up. The length of this state is determined by PLL and output driver
power-up delays controlled by register programming.
DAC is in the process of powering down. The length of this state is determined by soft-stepping of volume
control block and DAC pop reduction sequencing controlled by register programming.
DAC is in a stable power-down state.
[0,1]
[1,0]
[1,1]
AUDIO OUTPUT DRIVERS
The ’DAC26 features audio output drivers which can be configured in either low power mode or high power mode depending
on the load and output power required. By default, at reset the output drivers are configured in low power mode. In this mode,
the output drivers can drive a full-scale line-level signal into loads of 10 k
minimum or drive moderate amplitude signals
into loads of 16
minimum.
The output drivers can also be configured in high power mode by setting bit D12 of Reg05H/Page2 to 1. In this mode, each
output driver can deliver up to 30 mW per channel into a headphone speaker load of 16
. The headphones can be
connected in a single-ended configuration using ac-coupling capacitors, or the capacitors can be removed and virtual
ground (VGND) powered for a capless output connection. The typical headphone jack configuration for these two modes
is shown in Figure 15. Note that the VGND amplifier must be powered if the capless configuration is used.
In the case of an ac-coupled output, the value of the capacitors is typically chosen based on the amount of low-frequency
cut that can be tolerated. The capacitor in series with the load impedance forms a high-pass filter with 3 dB cutoff frequency
of 1/(2
π
RC
) in
Hz, where R is the impedance of the headphones. Use of an overly small capacitor reduces low-frequency
components in the signal output and leads to low-quality audio. When driving 16-
headphones, capacitors of 220-
μ
F (a
commonly used value) result in a high-pass filter cutoff frequency of 45 Hz, although reducing these capacitors to 50
μ
F
results in a cutoff frequency of 199 Hz, which is generally considered noticeable when playing music. The cutoff frequency
is reduced to half of the above values if 32-
headphones are used instead of 16
.
The ’DAC26 programmable digital effects block can be used to help reduce the size of capacitors needed by implementing
a low frequency boost function to help compensate for the high-pass filter introduced by the ac-coupling capacitors. For
example, by using 50-
μ
F capacitors and setting the ’DAC26 programmable filter coefficients as shown below, the frequency
response can be improved as shown in Figure 14.
Filter coefficients (use the same for both channels):
N0 = 32767, N1 = 32346, N2 = 31925, N3 = 32767, N4 = 0, N5 = 0
D0 = 32738, D1 = 32708 D4 = 0, D5 = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC25I | Layout and Grounding Guidelines for TLV320AIC2x |
| TLV320AIC11PFB | Labels; External Height:0.275"; External Width:1"; Label Material:Metalized Polyester |
| TLV320AIC27PFB | STEREO AUDIO CODEC |
| TMPR28051-3-SL5 | Paired Cable; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyolefin; Number of Pairs:6; Impedance:100ohm; Voltage Nom.:300V RoHS Compliant: Yes |
| TMPR28051 | TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC21IPFB | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBG4 | 功能描述:接口—CODEC 64 x 18 3.3-V Synch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBR | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBRG4 | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC22 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL VOIP CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。