- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TLV320AIC21I (Texas Instruments, Inc.) Layout and Grounding Guidelines for TLV320AIC2x PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC21I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Layout and Grounding Guidelines for TLV320AIC2x |
| 中文描述： | 為TLV320AIC2x布局和接地指南 |
| 文件頁數(shù)： | 23/46頁 |
| 文件大?。?/td> | 452K |
| 代理商： | TLV320AIC21I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS428 AUGUST 2004
www.ti.com
23
In a third programmable configuration, the ’DAC26 can be programmed to monitor and automatically power down the audio
output drivers upon detection of a short-circuit condition (Page2, REG1DH, bit D7), in addition to setting the short-circuit
flag in Page2, REG1DH, bitD6. When the device has detected a short and resulted in this condition, the short-circuit flag
is cleared when all the routings to the speaker driver are disabled (i.e., DAC, Analog Mixer, and Keyclick blocks are powered
down by user).
AUDIO OUTPUT DRIVER POWER-ON POP REDUCTION SCHEME
The ’DAC26 implements a pop reduction scheme to reduce audible artifacts during power up and power down of the audio
output drivers. This scheme can be controlled by programming bits D2 and D1 of REG1EH/Page2. By default, the driver
pop reduction scheme is enabled and can be disabled by programming bit D2 of Reg1EH/Page2 to
1
. When this scheme
is enabled and the virtual ground connection is not used (VGND amplifier is powered down), the audio output driver slowly
charges up any external ac-coupling capacitors to reduce audible artifacts. Bit D1 of REG1EH/Page2 provides control of
the charging time for the ac-coupling capacitor as either 0.8 sec or 4 sec. When the virtual ground amplifier is powered up
and used, the external ac-coupling capacitor is eliminated, and the power up time becomes 1 ms. This scheme takes effect
whenever the audio output drivers are powered up due to enabling any of the DAC, the Analog Mixer, or the Keyclick
Generator.
Pop Reduction for DAC Routing
Whenever the audio DAC is powered on or off, a slight change in the output dc offset voltage may occur and can be heard
as a weak pop in the output. In order to reduce this artifact, the ’DAC26 implements a DAC pop reduction scheme, which
is programmable using bits D5D2 in REG1DH/Page2. Bit D5 enables the scheme, which implements a slow transition
between the starting dc level and the final dc level. For best results, program bits D4D2 in REG1DH/Page2 to
100
.
AUDIO MIXING
Analog Mixer
The analog mixer can be used to route the analog input selected (MICIN or AUX) through an analog volume control and
then mix it with the audio DAC output. The analog mixer feature is available only if single-ended MICIN or AUX is selected
as the input. This feature is available even if the DAC is powered down. The analog volume control in this path has a gain
range from 12 dB to –34.5 dB in 0.5-dB steps plus mute and includes soft-stepping logic. The internal oscillator is used
for soft-stepping whenever the DAC is powered down.
KEYCLICK
A special circuit has been included for inserting a squarewave signal into the analog output signal path based on register
control. This functionality is intended for generating keyclick sounds for user feedback. Register 04H/Page2 contains bits
that control the amplitude, frequency, and duration of the square-wave signal. The frequency of the signal can be varied
from 62.5 Hz to 8 kHz and its duration can be programmed from 2 periods to 32 periods. Whenever this register is written,
the square-wave is generated and coupled into the audio output, going to both audio outputs. The keyclick enable bit D15
of control register 04H/Page2 is reset after the duration of keyclick is played out. This capability is available even when
the DAC is powered down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC25I | Layout and Grounding Guidelines for TLV320AIC2x |
| TLV320AIC11PFB | Labels; External Height:0.275"; External Width:1"; Label Material:Metalized Polyester |
| TLV320AIC27PFB | STEREO AUDIO CODEC |
| TMPR28051-3-SL5 | Paired Cable; Number of Conductors:12; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyolefin; Number of Pairs:6; Impedance:100ohm; Voltage Nom.:300V RoHS Compliant: Yes |
| TMPR28051 | TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 5 of the Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC21IPFB | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBG4 | 功能描述:接口—CODEC 64 x 18 3.3-V Synch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBR | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC21IPFBRG4 | 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC22 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL VOIP CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。