參數(shù)資料
型號(hào): TLV320AIC36IZQER
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝: 5 X 5 MM, PLASTIC, VFBGA-80
文件頁(yè)數(shù): 57/168頁(yè)
文件大?。?/td> 1452K
代理商: TLV320AIC36IZQER
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)
www.ti.com
SBAS387A – MAY 2009 – REVISED JUNE 2010
3.10 I
2C Interface Timing
Figure 3-5.
Table 3-5. I2C INTERFACE TIMING
PARAMETER
TEST CONDITION
Standard-Mode
Fast-Mode
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
fSCL
SCL clock frequency
0
100
0
400
kHz
tHD;STA
Hold time (repeated) START condition.
4.0
0.8
ms
After this period, the first clock pulse is
generated.
tLOW
LOW period of the SCL clock
4.7
1.3
ms
tHIGH
HIGH period of the SCL clock
4.0
0.6
ms
tSU;STA
Setup time for a repeated START condition
4.7
0.8
ms
tHD;DAT
Data hold time: For I2C bus devices
0
3.45
0
0.9
ms
tSU;DAT
Data set-up time
250
100
ns
tr
SDA and SCL rise time
1000
20+0.1Cb
300
ns
tf
SDA and SCL fall time
300
20+0.1Cb
300
ns
tSU;STO
Set-up time for STOP condition
4.0
0.8
ms
tBUF
Bus free time between a STOP and START
4.7
1.3
ms
condition
Cb
Capacitive load for each bus line
400
pF
3.11
Electrical Characteristics – ADC Channel Ultra Low Power Mode
At 25°C, AVDD_REG=AVDD_CP = 1.5 V, IOVDD = 1.5 V, DVDD = 1.5 V, Fs = 48-kHz, 16-bit audio data (unless otherwise
noted)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Full-scale input signal, differential inputs
0 dB gain
0.5
VRMS
Full-scale input, single ended
6 dB gain
0.25
VRMS
Signal-to-noise ratio, mic inputs(1) (2)
0 dB gain
87
dB
+38 dB gain(3)
66
Signal-to-noise ratio, line inputs(1) (2)
6 dB gain
87
dB
+44 dB gain(4)
60
dB
Dynamic range, all inputs(1) (2)
0 dB gain, –60 dB input at 1-kHz
87
Total harmonic distortion, line, internal mic, and
0 dB gain, –1 dB input at 1-kHz
–80
dB
external mic inputs
(1)
Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A weighted over a
20-Hz to 20-kHz bandwidth using an audio analyzer.
(2)
All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may
result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter
removes out-of-band noise, which, although not audible, may affect dynamic specification values.
(3)
+6 dB input mix gain, +32 dB PGA gain
(4)
+6 dB input mix gain, +38 dB PGA gain
Copyright 2009–2010, Texas Instruments Incorporated
ELECTRICAL SPECIFICATIONS
15
Product Folder Link(s): TLV320AIC36
相關(guān)PDF資料
PDF描述
TLV320AIC36IZQE SPECIALTY CONSUMER CIRCUIT, PBGA80
TLV320DAC23IPW SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23IGQER SERIAL INPUT LOADING, 32-BIT DAC, PBGA80
TLV320DAC23PWR SERIAL INPUT LOADING, 32-BIT DAC, PDSO28
TLV320DAC23RHDR SERIAL INPUT LOADING, 32-BIT DAC, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320ALC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC
TLV320ALC31 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320DA26IRHBG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC23 制造商:TI 制造商全稱:Texas Instruments 功能描述:STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER
TLV320DAC23_07 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audip D/A Converter, 8-to 96 kHz With intergrated haeadphone Amplifier