參數(shù)資料
型號(hào): TMS320C15-25
廠(chǎng)商: Texas Instruments, Inc.
元件分類(lèi): 數(shù)字信號(hào)處理
英文描述: Digital Signal Processors(160ns指令周期,分離的程序和數(shù)據(jù)總線(xiàn),外部輪詢(xún)中斷的DSP)
中文描述: 數(shù)字信號(hào)處理器(160ns指令周期,分離的程序和數(shù)據(jù)總線(xiàn),外部輪詢(xún)中斷的數(shù)字信號(hào)處理器)
文件頁(yè)數(shù): 33/139頁(yè)
文件大?。?/td> 1478K
代理商: TMS320C15-25
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
TMS320C14, TMS320E14, TMS320P14
DIGITAL SIGNAL PROCESSORS
SPRS009C–JANUARY 1987–REVISED JULY 1991
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
33
The accumulator stores the output from the ALU and is often an input to the ALU. It operates with a 32-bit
wordlength. The accumulator is divided into a high-order word (bits 31 through 16) and a low-order word (bits
15 through 0). Instructions are provided for storing the high- and low- order accumulator words in memory.
shifters
Two shifters are available for manipulating data. The ALU barrel shifter performs a left-shift of 0 to16 places on
data memory words loaded into the ALU. This shifter extends the high-order bit of the data word and zero-fills
the low-order bits for twos-complement arithmetic. The accumulator parallel shifter performs a left-shift of 0, 1,
or 4 places on the entire accumulator and places the resulting high-order accumulator bits into data RAM. Both
shifters are useful for scaling and bit extraction
16
×
16-bit parallel multiplier
The multiplier performs a 16
×
16-bit twos-complement multiplication with a 32-bit result in a single instruction
cycle. The multiplier consists of three units: the T Register, P Register, and the multiplier array. The 16-bit T
Register temporarily stores the multiplicand; the P Register stores the 32-bit product. Multiplier values either
come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word.
The fast on-chip multiplier allows the device to perform fundamental operations such as convolution, correlation,
and filtering.
data and program memory
Since the
C14/E14/P14 devices use a Harvard architecture, data and program memory reside in two separate
spaces. These devices have 256 words of on-chip data RAM and 4K words of on-chip program ROM (
C14)
or EPROM (
E14 and the OTP
P14). The EPROM cell utilizes standard PROM programmers and is
programmed identically to a 64K-bit CMOS EPROM (TMS27C64).
program memory expansion
The
C1x devices are capable of executing up to 4K words of external memory at full speed for those applications
requiring external program memory space. This allows for external RAM-based systems to provide multiple
functionality.
microcomputer/microprocessor operating modes
The
C14/E14/P14 devices offer two modes of operation defined by the state of the NMI/MC/MP pin during reset:
the microcomputer mode (NMI/MC/MP is high) or the microprocessor mode (NMI/MC/MP is low). In the
microcomputer mode, the on-chip ROM is mapped into the program memory space. In the microprocessor
mode, all 4K words of memory are external.
interrupts and subroutines
The
C14/E14/P14 devices contain a four-level hardware stack for saving the contents of the program counter
during interrupts and subroutine calls. Instructions are available for saving the complete context of the device.
PUSH and POP instructions permit a level of nesting restricted only by the amount of available RAM. The
C14/E14/P14 have a total of 15 internal/external interrupts. Fourteen of these are maskable; NMI is the
fifteenth.
input/output
The 16-bit parallel data bus can be utilized to access external peripherals. However, only the lower three address
lines are active. The upper nine address lines are driven high.
bit I/O
The
C14/E14/P14 has 16 pins of bit I/O that can be individually configured as inputs or outputs. Each of the
pins can be set or cleared without affecting the others. The input pins can also detect and match patterns and
generate a maskable interrupt signal to the CPU.
serial port
The
C14/E14/P14 includes an I/O-mapped asynchronous serial port.
相關(guān)PDF資料
PDF描述
TMS320LC17 Digital Signal Processors(278ns指令周期,分離的程序和數(shù)據(jù)總線(xiàn),外部輪詢(xún)中斷的DSP)
TMS320C203(中文) Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進(jìn)的外圍,多種PLL可選)
TMS320VC203(中文) Digital Signal Processors(50ns指令周期, 空閑狀態(tài)CPU全關(guān)斷,先進(jìn)的外圍,多種PLL可選)
TMS320C209(中文) Digital Signal Processors(35ns和50ns指令周期,空閑狀態(tài)CPU全關(guān)斷,先進(jìn)的外圍,多種PLL可選)
TMS320C240(中文) Digital Signal Processors(具有TMS320C的結(jié)構(gòu)和先進(jìn)的外圍的DSP)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C15FNA 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C15FNL 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C15FNL25 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C15FNL-25 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor
TMS320C15NA 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS