- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385940 > TMS320C15-25 (Texas Instruments, Inc.) Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線(xiàn)，外部輪詢(xún)中斷的DSP) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320C15-25 |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線(xiàn)，外部輪詢(xún)中斷的DSP) |
| 中文描述： | 數(shù)字信號(hào)處理器（160ns指令周期，分離的程序和數(shù)據(jù)總線(xiàn)，外部輪詢(xún)中斷的數(shù)字信號(hào)處理器） |
| 文件頁(yè)數(shù)： | 96/139頁(yè) |
| 文件大?。?/td> | 1478K |
| 代理商： | TMS320C15-25 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)
TMS320C17, TMS320E17, TMS320LC17, TMS320P17
DIGITAL SIGNAL PROCESSORS
SPRS009C–JANUARY 1987–REVISED JULY 1991
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
96
architecture
The
′
C17/E17/LC17/P17 consists of five major functional units: the
′
C15 microcomputer, a system control
register, a full-duplex dual-channel serial port, companding hardware, and a coprocessor port.
Three of the I/O ports are used by the serial port, companding hardware, and the coprocessor port. Their
operation is determined by the 32 bits of the system control register (see Table 6 for the control register bit
definitions). Port 0 accesses control register 0 and consists of the lower 16 register bits (CR15-CR0), and is used
to control the interrupts, serial port connections, and companding hardware operation. Port 1 accesses control
register 1, consisting of the upper 16 control bits (CR31-CR16), as well as both serial port channels, the
companding hardware, and the coprocessor port channels. Communication with the control register is via IN
and OUT instructions to ports 0 and 1.
Interrupts fully support the serial port interface. Four maskable interrupts (EXINT, FR, FSX, and FSR) are
mapped into I/O port 0 via control register 0. When disabled, these interrupts may be used as single-bit logic
inputs polled by software.
serial port
The dual-channel serial port is capable of full-duplex serial communication and offers direct interface to two
combo-codecs. Two receive and two transmit registers are mapped into I/O port 1, and operate with 8-bit data
samples. Internal and external framing signals for serial port transfers (MSB first) are selected via the system
control register. The serial port clock, SCLK, provides the bit timing for transfers with the serial port, and may
be either an input or output. As an input, an external clock provides the timing for data transfers and framing
pulse synchronization. As an output, SCLK provides the timing for standalone serial communication and is
derived from the
′
C17/E17/P17 system clock, X2/CLKIN, and system control register bits CR27-CR24
(see Table 7 for the available divide ratios). The internal framing (FR) pulse frequency is derived from the serial
port clock (SCLK) and system control register bits CR23-CR16. This framing pulse signal provides framing
pulses for combo-codecs, for a sample clock for voice-band systems, or for a timer used in control applications.
μ
-law/A-law companding hardware
The
′
C17/E17/LC17/P17 features hardware companding logic and can operate in either
μ
-law or A-law format
with either sign-magnitude or twos-complement numbers. Data may be companded in either a serial mode for
operation on serial port data or a parallel mode for computation inside the device. The companding logic
operation is selected through CR14. No bias is required when operating in twos-complement. A bias of 33 is
required for sign-magnitude in
μ
-law companding. Upon reset, the device is programmed to operate in
sign-magnitude mode. This mode can be changed by modifying control bit 29 (CR29) in control register 1. For
further information on companding, see the TCM29C13/TCM29C14/TCM29C16/TCM29C17 Combined
Single-Chip PCM Codec and Filter Data Sheet and the application report, “Companding Routines for the
TMS32010/TMS32020,”in the book Digital Signal Processing Applications with the TMS320 Family
(SPRA012A), both documents published by Texas Instruments.
In the serial mode, sign-magnitude linear PCM (13 magnitude bits plus 1 sign bit for
μ
-law format or 12
magnitude bits plus 1 sign bit for A-law format) is compressed to 8-bit sign-magnitude logarithmic PCM by the
encoder and sent to the transmit register for transmission on an active framing pulse. The decoder converts 8-bit
sign-magnitude log PCM from the serial port receive registers to sign-magnitude linear PCM.
In the parallel mode, the serial port registers are disabled to allow parallel data from internal memory to be
encoded or decoded for computation inside the device. In the parallel encode mode, the encoder is enabled
and a 14-bit sign-magnitude value written to port 1. The encoded value is returned with an IN instruction from
port 1. In the parallel decode mode, the decoder is enabled and an 8-bit sign-magnitude log PCM value is written
to port 1. On the successive IN instruction from port 1, the decoded value is returned. At least one instruction
should be inserted between an OUT and the successive IN when companding is performed with
twos-complement values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320LC17 | Digital Signal Processors(278ns指令周期，分離的程序和數(shù)據(jù)總線(xiàn)，外部輪詢(xún)中斷的DSP) |
| TMS320C203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TMS320VC203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TMS320C209(中文) | Digital Signal Processors(35ns和50ns指令周期，空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TMS320C240(中文) | Digital Signal Processors(具有TMS320C的結(jié)構(gòu)和先進(jìn)的外圍的DSP) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C15FNA | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL25 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL-25 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
| TMS320C15NA | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。